Fredrik Noring a168a796e1 target/mips: Introduce 32 R5900 multimedia registers ...

The 32 R5900 128-bit registers are split into two 64-bit halves:
the lower halves are the GPRs and the upper halves are accessible
by the R5900-specific multimedia instructions.

Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Signed-off-by: Fredrik Noring <noring@nocrew.org>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>

2019-01-18 16:53:28 +01:00

..

cp0_timer.c

…

cpu-qom.h

…

cpu.c

target/mips: Add disassembler support for nanoMIPS

2018-10-25 22:13:33 +02:00

cpu.h

target/mips: Introduce 32 R5900 multimedia registers

2019-01-18 16:53:28 +01:00

dsp_helper.c

Remove unnecessary variables for function return value

2018-05-20 08:48:13 +03:00

gdbstub.c

target/mips: Fix gdbstub to read/write 64 bit FP registers

2018-06-27 20:13:50 +02:00

helper.c

target/mips: Implement hardware page table walker for MIPS32

2018-10-18 20:37:20 +02:00

helper.h

target/mips: Provide R/W access to SAARI and SAAR CP0 registers

2019-01-18 16:53:28 +01:00

internal.h

target/mips: Provide R/W access to SAARI and SAAR CP0 registers

2019-01-18 16:53:28 +01:00

kvm_mips.h

…

kvm.c

…

lmi_helper.c

…

machine.c

target/mips: Add CP0 register MemoryMapID

2019-01-18 16:53:28 +01:00

Makefile.objs

…

mips-defs.h

target/mips: Define a bit for MXU in insn_flags

2018-10-29 14:13:47 +01:00

mips-semi.c

…

msa_helper.c

target/mips: Remove floatX_maybe_silence_nan from conversions

2018-05-17 15:27:15 -07:00

op_helper.c

target/mips: Update ITU to utilize SAARI and SAAR CP0 registers

2019-01-18 16:53:28 +01:00

TODO

…

trace-events

…

translate_init.inc.c

target/mips: Disable R5900 support

2018-11-17 19:29:34 +01:00

translate.c

target/mips: Introduce 32 R5900 multimedia registers

2019-01-18 16:53:28 +01:00