Hao Wu 94e7787939 hw/i2c: Implement NPCM7XX SMBus Module Single Mode
This commit implements the single-byte mode of the SMBus.

Each Nuvoton SoC has 16 System Management Bus (SMBus). These buses
compliant with SMBus and I2C protocol.

This patch implements the single-byte mode of the SMBus. In this mode,
the user sends or receives a byte each time. The SMBus device transmits
it to the underlying i2c device and sends an interrupt back to the QEMU
guest.

Reviewed-by: Doug Evans<dje@google.com>
Reviewed-by: Tyrong Ting<kfting@nuvoton.com>
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Corey Minyard <cminyard@mvista.com>
Message-id: 20210210220426.3577804-2-wuhaotsh@google.com
Acked-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2021-02-16 13:49:28 +00:00
..
2021-01-22 18:26:40 +01:00
2021-01-12 21:19:02 +00:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:07 -05:00
2021-01-08 15:13:38 +00:00
2020-12-10 12:15:18 -05:00
2021-02-11 11:50:14 +00:00
2020-12-10 12:15:08 -05:00
2020-08-21 06:30:25 -04:00
2021-02-05 08:52:58 -05:00
2021-02-10 15:42:20 +00:00
2020-08-27 14:04:55 -04:00
2021-01-01 22:57:15 +00:00
2020-12-10 12:15:06 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2021-02-11 11:50:14 +00:00
2020-08-21 06:30:33 -04:00
2021-02-08 15:15:32 +01:00
2021-02-05 08:52:58 -05:00
2020-08-21 06:30:33 -04:00