Craig Janeczek a031ac6161 target/mips: Define a bit for MXU in insn_flags
Define a bit for MXU in insn_flags. This is the first non-MIPS
(third party) ASE supported in QEMU for MIPS, so it is placed in
the section "bits 56-63: vendor-specific ASEs".

Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Signed-off-by: Craig Janeczek <jancraig@amazon.com>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
2018-10-29 14:13:47 +01:00
..
2018-06-04 11:28:31 +01:00
2018-06-04 11:28:31 +01:00
2018-06-04 11:28:31 +01:00
2018-08-20 00:11:06 +02:00
2018-06-17 11:13:06 +01:00
2018-06-04 11:28:31 +01:00