mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-24 20:19:44 +00:00
5c16736a37
Main purpose of this is to delete
*physical = address & 0x1fffffff;
at target-sh4/helper.c:449, using new mmio rule introduced by #5849
This masking is a nice trick to realize P4/A7 duality of SH registers.
But, IMHO, it is logically wrong.
Most of SH4 cpu control registers in P4 area(0xfc000000...0xffffffff) have
one more address called A7 which is usually P4 address with upper 3bits masked.
This is an address only appears in TLB's physical address part.
Current code use trick writing drivers as if they are really in A7
(that's why you see many *_A7 in hw/sh*.c), and using translation P4 to A7.
Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>
Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5935 c046a42c-6fe2-441c-8c8c-71466251a162
59 lines
1.7 KiB
C
59 lines
1.7 KiB
C
#ifndef QEMU_SH_H
|
|
#define QEMU_SH_H
|
|
/* Definitions for SH board emulation. */
|
|
|
|
#include "sh_intc.h"
|
|
|
|
#define A7ADDR(x) ((x) & 0x1fffffff)
|
|
#define P4ADDR(x) ((x) | 0xe0000000)
|
|
|
|
/* sh7750.c */
|
|
struct SH7750State;
|
|
|
|
struct SH7750State *sh7750_init(CPUState * cpu);
|
|
|
|
typedef struct {
|
|
/* The callback will be triggered if any of the designated lines change */
|
|
uint16_t portamask_trigger;
|
|
uint16_t portbmask_trigger;
|
|
/* Return 0 if no action was taken */
|
|
int (*port_change_cb) (uint16_t porta, uint16_t portb,
|
|
uint16_t * periph_pdtra,
|
|
uint16_t * periph_portdira,
|
|
uint16_t * periph_pdtrb,
|
|
uint16_t * periph_portdirb);
|
|
} sh7750_io_device;
|
|
|
|
int sh7750_register_io_device(struct SH7750State *s,
|
|
sh7750_io_device * device);
|
|
/* sh_timer.c */
|
|
#define TMU012_FEAT_TOCR (1 << 0)
|
|
#define TMU012_FEAT_3CHAN (1 << 1)
|
|
#define TMU012_FEAT_EXTCLK (1 << 2)
|
|
void tmu012_init(target_phys_addr_t base, int feat, uint32_t freq,
|
|
qemu_irq ch0_irq, qemu_irq ch1_irq,
|
|
qemu_irq ch2_irq0, qemu_irq ch2_irq1);
|
|
|
|
|
|
/* sh_serial.c */
|
|
#define SH_SERIAL_FEAT_SCIF (1 << 0)
|
|
void sh_serial_init (target_phys_addr_t base, int feat,
|
|
uint32_t freq, CharDriverState *chr,
|
|
qemu_irq eri_source,
|
|
qemu_irq rxi_source,
|
|
qemu_irq txi_source,
|
|
qemu_irq tei_source,
|
|
qemu_irq bri_source);
|
|
|
|
/* sh7750.c */
|
|
qemu_irq sh7750_irl(struct SH7750State *s);
|
|
|
|
/* tc58128.c */
|
|
int tc58128_init(struct SH7750State *s, const char *zone1, const char *zone2);
|
|
|
|
/* ide.c */
|
|
void mmio_ide_init(target_phys_addr_t membase, target_phys_addr_t membase2,
|
|
qemu_irq irq, int shift,
|
|
BlockDriverState *hd0, BlockDriverState *hd1);
|
|
#endif
|