mirror of
https://github.com/xemu-project/xemu.git
synced 2024-12-05 02:06:40 +00:00
ce35e2295e
Move the property types and property macros implemented in qdev-properties-system.c to a new qdev-properties-system.h header. Signed-off-by: Eduardo Habkost <ehabkost@redhat.com> Reviewed-by: Igor Mammedov <imammedo@redhat.com> Message-Id: <20201211220529.2290218-16-ehabkost@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
259 lines
6.1 KiB
C
259 lines
6.1 KiB
C
/*
|
|
* QEMU model of the Milkymist UART block.
|
|
*
|
|
* Copyright (c) 2010 Michael Walle <michael@walle.cc>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
*
|
|
* Specification available at:
|
|
* http://milkymist.walle.cc/socdoc/uart.pdf
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/irq.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "hw/qdev-properties-system.h"
|
|
#include "hw/sysbus.h"
|
|
#include "migration/vmstate.h"
|
|
#include "trace.h"
|
|
#include "chardev/char-fe.h"
|
|
#include "qemu/error-report.h"
|
|
#include "qemu/module.h"
|
|
#include "qom/object.h"
|
|
|
|
enum {
|
|
R_RXTX = 0,
|
|
R_DIV,
|
|
R_STAT,
|
|
R_CTRL,
|
|
R_DBG,
|
|
R_MAX
|
|
};
|
|
|
|
enum {
|
|
STAT_THRE = (1<<0),
|
|
STAT_RX_EVT = (1<<1),
|
|
STAT_TX_EVT = (1<<2),
|
|
};
|
|
|
|
enum {
|
|
CTRL_RX_IRQ_EN = (1<<0),
|
|
CTRL_TX_IRQ_EN = (1<<1),
|
|
CTRL_THRU_EN = (1<<2),
|
|
};
|
|
|
|
enum {
|
|
DBG_BREAK_EN = (1<<0),
|
|
};
|
|
|
|
#define TYPE_MILKYMIST_UART "milkymist-uart"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(MilkymistUartState, MILKYMIST_UART)
|
|
|
|
struct MilkymistUartState {
|
|
SysBusDevice parent_obj;
|
|
|
|
MemoryRegion regs_region;
|
|
CharBackend chr;
|
|
qemu_irq irq;
|
|
|
|
uint32_t regs[R_MAX];
|
|
};
|
|
|
|
static void uart_update_irq(MilkymistUartState *s)
|
|
{
|
|
int rx_event = s->regs[R_STAT] & STAT_RX_EVT;
|
|
int tx_event = s->regs[R_STAT] & STAT_TX_EVT;
|
|
int rx_irq_en = s->regs[R_CTRL] & CTRL_RX_IRQ_EN;
|
|
int tx_irq_en = s->regs[R_CTRL] & CTRL_TX_IRQ_EN;
|
|
|
|
if ((rx_irq_en && rx_event) || (tx_irq_en && tx_event)) {
|
|
trace_milkymist_uart_raise_irq();
|
|
qemu_irq_raise(s->irq);
|
|
} else {
|
|
trace_milkymist_uart_lower_irq();
|
|
qemu_irq_lower(s->irq);
|
|
}
|
|
}
|
|
|
|
static uint64_t uart_read(void *opaque, hwaddr addr,
|
|
unsigned size)
|
|
{
|
|
MilkymistUartState *s = opaque;
|
|
uint32_t r = 0;
|
|
|
|
addr >>= 2;
|
|
switch (addr) {
|
|
case R_RXTX:
|
|
r = s->regs[addr];
|
|
break;
|
|
case R_DIV:
|
|
case R_STAT:
|
|
case R_CTRL:
|
|
case R_DBG:
|
|
r = s->regs[addr];
|
|
break;
|
|
|
|
default:
|
|
error_report("milkymist_uart: read access to unknown register 0x"
|
|
TARGET_FMT_plx, addr << 2);
|
|
break;
|
|
}
|
|
|
|
trace_milkymist_uart_memory_read(addr << 2, r);
|
|
|
|
return r;
|
|
}
|
|
|
|
static void uart_write(void *opaque, hwaddr addr, uint64_t value,
|
|
unsigned size)
|
|
{
|
|
MilkymistUartState *s = opaque;
|
|
unsigned char ch = value;
|
|
|
|
trace_milkymist_uart_memory_write(addr, value);
|
|
|
|
addr >>= 2;
|
|
switch (addr) {
|
|
case R_RXTX:
|
|
qemu_chr_fe_write_all(&s->chr, &ch, 1);
|
|
s->regs[R_STAT] |= STAT_TX_EVT;
|
|
break;
|
|
case R_DIV:
|
|
case R_CTRL:
|
|
case R_DBG:
|
|
s->regs[addr] = value;
|
|
break;
|
|
|
|
case R_STAT:
|
|
/* write one to clear bits */
|
|
s->regs[addr] &= ~(value & (STAT_RX_EVT | STAT_TX_EVT));
|
|
qemu_chr_fe_accept_input(&s->chr);
|
|
break;
|
|
|
|
default:
|
|
error_report("milkymist_uart: write access to unknown register 0x"
|
|
TARGET_FMT_plx, addr << 2);
|
|
break;
|
|
}
|
|
|
|
uart_update_irq(s);
|
|
}
|
|
|
|
static const MemoryRegionOps uart_mmio_ops = {
|
|
.read = uart_read,
|
|
.write = uart_write,
|
|
.valid = {
|
|
.min_access_size = 4,
|
|
.max_access_size = 4,
|
|
},
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
};
|
|
|
|
static void uart_rx(void *opaque, const uint8_t *buf, int size)
|
|
{
|
|
MilkymistUartState *s = opaque;
|
|
|
|
assert(!(s->regs[R_STAT] & STAT_RX_EVT));
|
|
|
|
s->regs[R_STAT] |= STAT_RX_EVT;
|
|
s->regs[R_RXTX] = *buf;
|
|
|
|
uart_update_irq(s);
|
|
}
|
|
|
|
static int uart_can_rx(void *opaque)
|
|
{
|
|
MilkymistUartState *s = opaque;
|
|
|
|
return !(s->regs[R_STAT] & STAT_RX_EVT);
|
|
}
|
|
|
|
static void uart_event(void *opaque, QEMUChrEvent event)
|
|
{
|
|
}
|
|
|
|
static void milkymist_uart_reset(DeviceState *d)
|
|
{
|
|
MilkymistUartState *s = MILKYMIST_UART(d);
|
|
int i;
|
|
|
|
for (i = 0; i < R_MAX; i++) {
|
|
s->regs[i] = 0;
|
|
}
|
|
|
|
/* THRE is always set */
|
|
s->regs[R_STAT] = STAT_THRE;
|
|
}
|
|
|
|
static void milkymist_uart_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
MilkymistUartState *s = MILKYMIST_UART(dev);
|
|
|
|
qemu_chr_fe_set_handlers(&s->chr, uart_can_rx, uart_rx,
|
|
uart_event, NULL, s, NULL, true);
|
|
}
|
|
|
|
static void milkymist_uart_init(Object *obj)
|
|
{
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
MilkymistUartState *s = MILKYMIST_UART(obj);
|
|
|
|
sysbus_init_irq(sbd, &s->irq);
|
|
|
|
memory_region_init_io(&s->regs_region, OBJECT(s), &uart_mmio_ops, s,
|
|
"milkymist-uart", R_MAX * 4);
|
|
sysbus_init_mmio(sbd, &s->regs_region);
|
|
}
|
|
|
|
static const VMStateDescription vmstate_milkymist_uart = {
|
|
.name = "milkymist-uart",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.fields = (VMStateField[]) {
|
|
VMSTATE_UINT32_ARRAY(regs, MilkymistUartState, R_MAX),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static Property milkymist_uart_properties[] = {
|
|
DEFINE_PROP_CHR("chardev", MilkymistUartState, chr),
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
};
|
|
|
|
static void milkymist_uart_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
dc->realize = milkymist_uart_realize;
|
|
dc->reset = milkymist_uart_reset;
|
|
dc->vmsd = &vmstate_milkymist_uart;
|
|
device_class_set_props(dc, milkymist_uart_properties);
|
|
}
|
|
|
|
static const TypeInfo milkymist_uart_info = {
|
|
.name = TYPE_MILKYMIST_UART,
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
.instance_size = sizeof(MilkymistUartState),
|
|
.instance_init = milkymist_uart_init,
|
|
.class_init = milkymist_uart_class_init,
|
|
};
|
|
|
|
static void milkymist_uart_register_types(void)
|
|
{
|
|
type_register_static(&milkymist_uart_info);
|
|
}
|
|
|
|
type_init(milkymist_uart_register_types)
|