Jiaxun Yang 6902759965 hw/intc/loongson_liointc: Fix per core ISR handling
Per core ISR is a set of 32-bit registers spaced by 8 bytes.
This patch fixed calculation of it's size and also added check
of alignment at reading & writing.

Fixes: Coverity CID 1438965 and CID 1438967
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Huacai Chen <chenhuacai@kernel.org>
Message-Id: <20210112012527.28927-1-jiaxun.yang@flygoat.com>
[PMD: Added Coverity CID]
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2021-02-21 18:41:46 +01:00
..
2021-01-22 18:26:40 +01:00
2021-01-12 21:19:02 +00:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:07 -05:00
2021-01-08 15:13:38 +00:00
2020-12-10 12:15:18 -05:00
2021-02-11 11:50:14 +00:00
2020-12-10 12:15:08 -05:00
2020-08-21 06:30:25 -04:00
2021-02-05 08:52:58 -05:00
2021-02-10 15:42:20 +00:00
2020-08-27 14:04:55 -04:00
2021-01-01 22:57:15 +00:00
2020-12-10 12:15:06 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2021-02-11 11:50:14 +00:00
2020-08-21 06:30:33 -04:00
2021-02-17 14:29:12 +01:00
2021-02-08 15:15:32 +01:00
2021-02-05 08:52:58 -05:00
2020-08-21 06:30:33 -04:00