mirror of
https://github.com/xemu-project/xemu.git
synced 2024-12-11 13:37:05 +00:00
2cfc9f1a96
On POWER9 systems, PHB controllers signal the XIVE interrupt controller of a source interrupt notification using a store on a MMIO region. Add traces for such events. Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20210126171059.307867-2-clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
26 lines
1.4 KiB
Plaintext
26 lines
1.4 KiB
Plaintext
# See docs/devel/tracing.txt for syntax documentation.
|
|
|
|
# grackle.c
|
|
grackle_set_irq(int irq_num, int level) "set_irq num %d level %d"
|
|
|
|
# sabre.c
|
|
sabre_set_request(int irq_num) "request irq %d"
|
|
sabre_clear_request(int irq_num) "clear request irq %d"
|
|
sabre_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
|
|
sabre_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
|
|
sabre_pci_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
|
|
sabre_pci_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
|
|
sabre_pci_set_irq(int irq_num, int level) "set irq_in %d level %d"
|
|
sabre_pci_set_obio_irq(int irq_num, int level) "set irq %d level %d"
|
|
|
|
# uninorth.c
|
|
unin_set_irq(int irq_num, int level) "setting INT %d = %d"
|
|
unin_get_config_reg(uint32_t reg, uint32_t addr, uint32_t retval) "converted config space accessor 0x%"PRIx32 "/0x%"PRIx32 " -> 0x%"PRIx32
|
|
unin_data_write(uint64_t addr, unsigned len, uint64_t val) "write addr 0x%"PRIx64 " len %d val 0x%"PRIx64
|
|
unin_data_read(uint64_t addr, unsigned len, uint64_t val) "read addr 0x%"PRIx64 " len %d val 0x%"PRIx64
|
|
unin_write(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
|
|
unin_read(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
|
|
|
|
# pnv_phb4.c
|
|
pnv_phb4_xive_notify(uint64_t notif_port, uint64_t data) "notif=@0x%"PRIx64" data=0x%"PRIx64
|