mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-30 15:00:34 +00:00
7687537ab0
Split the hypervisor execute load functions into two seperate functions. This avoids us having to pass the memop to the C helper functions. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 5b1550f0faa3c435cc77f3c1ae811dea98ab9e36.1604464950.git.alistair.francis@wdc.com
337 lines
7.0 KiB
C++
337 lines
7.0 KiB
C++
/*
|
|
* RISC-V translation routines for the RVXI Base Integer Instruction Set.
|
|
*
|
|
* Copyright (c) 2020 Western Digital
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
static void check_access(DisasContext *ctx) {
|
|
if (!ctx->hlsx) {
|
|
if (ctx->virt_enabled) {
|
|
generate_exception(ctx, RISCV_EXCP_VIRT_INSTRUCTION_FAULT);
|
|
} else {
|
|
generate_exception(ctx, RISCV_EXCP_ILLEGAL_INST);
|
|
}
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static bool trans_hlv_b(DisasContext *ctx, arg_hlv_b *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_SB);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlv_h(DisasContext *ctx, arg_hlv_h *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TESW);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlv_w(DisasContext *ctx, arg_hlv_w *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TESL);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlv_bu(DisasContext *ctx, arg_hlv_bu *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_UB);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlv_hu(DisasContext *ctx, arg_hlv_hu *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TEUW);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hsv_b(DisasContext *ctx, arg_hsv_b *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv dat = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
gen_get_gpr(dat, a->rs2);
|
|
|
|
tcg_gen_qemu_st_tl(dat, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_SB);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(dat);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hsv_h(DisasContext *ctx, arg_hsv_h *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv dat = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
gen_get_gpr(dat, a->rs2);
|
|
|
|
tcg_gen_qemu_st_tl(dat, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TESW);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(dat);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hsv_w(DisasContext *ctx, arg_hsv_w *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv dat = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
gen_get_gpr(dat, a->rs2);
|
|
|
|
tcg_gen_qemu_st_tl(dat, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TESL);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(dat);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
#ifdef TARGET_RISCV64
|
|
static bool trans_hlv_wu(DisasContext *ctx, arg_hlv_wu *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TEUL);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlv_d(DisasContext *ctx, arg_hlv_d *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TEQ);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hsv_d(DisasContext *ctx, arg_hsv_d *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv dat = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
gen_get_gpr(dat, a->rs2);
|
|
|
|
tcg_gen_qemu_st_tl(dat, t0, ctx->mem_idx | TB_FLAGS_PRIV_HYP_ACCESS_MASK, MO_TEQ);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(dat);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
static bool trans_hlvx_hu(DisasContext *ctx, arg_hlvx_hu *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
gen_helper_hyp_hlvx_hu(t1, cpu_env, t0);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hlvx_wu(DisasContext *ctx, arg_hlvx_wu *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
TCGv t0 = tcg_temp_new();
|
|
TCGv t1 = tcg_temp_new();
|
|
|
|
check_access(ctx);
|
|
|
|
gen_get_gpr(t0, a->rs1);
|
|
|
|
gen_helper_hyp_hlvx_wu(t1, cpu_env, t0);
|
|
gen_set_gpr(a->rd, t1);
|
|
|
|
tcg_temp_free(t0);
|
|
tcg_temp_free(t1);
|
|
return true;
|
|
#else
|
|
return false;
|
|
#endif
|
|
}
|
|
|
|
static bool trans_hfence_gvma(DisasContext *ctx, arg_sfence_vma *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
gen_helper_hyp_gvma_tlb_flush(cpu_env);
|
|
return true;
|
|
#endif
|
|
return false;
|
|
}
|
|
|
|
static bool trans_hfence_vvma(DisasContext *ctx, arg_sfence_vma *a)
|
|
{
|
|
REQUIRE_EXT(ctx, RVH);
|
|
#ifndef CONFIG_USER_ONLY
|
|
gen_helper_hyp_tlb_flush(cpu_env);
|
|
return true;
|
|
#endif
|
|
return false;
|
|
}
|