mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-26 04:50:24 +00:00
a3980bf517
The LPC (Low Pin Count) interface on a POWER8 is made accessible to
the system through the ADU (XSCOM interface). This interface is part
of set of units connected together via a local OPB (On-Chip Peripheral
Bus) which act as a bridge between the ADU and the off chip LPC
endpoints, like external flash modules.
The most important units of this OPB are :
- OPB Master: contains the ADU slave logic, a set of internal
registers and the logic to control the OPB.
- LPCHC (LPC HOST Controller): which implements a OPB Slave, a set of
internal registers and the LPC HOST Controller to control the LPC
interface.
Four address spaces are provided to the ADU :
- LPC Bus Firmware Memory
- LPC Bus Memory
- LPC Bus I/O (ISA bus)
- and the registers for the OPB Master and the LPC Host Controller
On POWER8, an intermediate hop is necessary to reach the OPB, through
a unit called the ECCB. OPB commands are simply mangled in ECCB write
commands.
On POWER9, the OPB master address space can be accessed via MMIO. The
logic is same but the code will be simpler as the XSCOM and ECCB hops
are not necessary anymore.
This version of the LPC controller model doesn't yet implement support
for the SerIRQ deserializer present in the Naples version of the chip
though some preliminary work is there.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
[clg: - updated for qemu-2.7
- ported on latest PowerNV patchset
- changed the XSCOM interface to fit new model
- QOMified the model
- moved the ISA hunks in another patch
- removed printf logging
- added a couple of UNIMP logging
- rewrote commit log ]
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
79 lines
2.7 KiB
C
79 lines
2.7 KiB
C
/*
|
|
* QEMU PowerPC PowerNV XSCOM bus definitions
|
|
*
|
|
* Copyright (c) 2016, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef _PPC_PNV_XSCOM_H
|
|
#define _PPC_PNV_XSCOM_H
|
|
|
|
#include "qom/object.h"
|
|
|
|
typedef struct PnvChip PnvChip;
|
|
|
|
typedef struct PnvXScomInterface {
|
|
Object parent;
|
|
} PnvXScomInterface;
|
|
|
|
#define TYPE_PNV_XSCOM_INTERFACE "pnv-xscom-interface"
|
|
#define PNV_XSCOM_INTERFACE(obj) \
|
|
OBJECT_CHECK(PnvXScomInterface, (obj), TYPE_PNV_XSCOM_INTERFACE)
|
|
#define PNV_XSCOM_INTERFACE_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(PnvXScomInterfaceClass, (klass), \
|
|
TYPE_PNV_XSCOM_INTERFACE)
|
|
#define PNV_XSCOM_INTERFACE_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(PnvXScomInterfaceClass, (obj), TYPE_PNV_XSCOM_INTERFACE)
|
|
|
|
typedef struct PnvXScomInterfaceClass {
|
|
InterfaceClass parent;
|
|
int (*populate)(PnvXScomInterface *dev, void *fdt, int offset);
|
|
} PnvXScomInterfaceClass;
|
|
|
|
/*
|
|
* Layout of the XSCOM PCB addresses of EX core 1
|
|
*
|
|
* GPIO 0x1100xxxx
|
|
* SCOM 0x1101xxxx
|
|
* OHA 0x1102xxxx
|
|
* CLOCK CTL 0x1103xxxx
|
|
* FIR 0x1104xxxx
|
|
* THERM 0x1105xxxx
|
|
* <reserved> 0x1106xxxx
|
|
* ..
|
|
* 0x110Exxxx
|
|
* PCB SLAVE 0x110Fxxxx
|
|
*/
|
|
|
|
#define PNV_XSCOM_EX_BASE 0x10000000
|
|
#define PNV_XSCOM_EX_CORE_BASE(i) (PNV_XSCOM_EX_BASE | (((uint64_t)i) << 24))
|
|
#define PNV_XSCOM_EX_CORE_SIZE 0x100000
|
|
|
|
#define PNV_XSCOM_LPC_BASE 0xb0020
|
|
#define PNV_XSCOM_LPC_SIZE 0x4
|
|
|
|
extern void pnv_xscom_realize(PnvChip *chip, Error **errp);
|
|
extern int pnv_xscom_populate(PnvChip *chip, void *fdt, int offset);
|
|
|
|
extern void pnv_xscom_add_subregion(PnvChip *chip, hwaddr offset,
|
|
MemoryRegion *mr);
|
|
extern void pnv_xscom_region_init(MemoryRegion *mr,
|
|
struct Object *owner,
|
|
const MemoryRegionOps *ops,
|
|
void *opaque,
|
|
const char *name,
|
|
uint64_t size);
|
|
|
|
#endif /* _PPC_PNV_XSCOM_H */
|