mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-30 23:10:38 +00:00
60bf84cf4c
Register fp (frame pointer) is a bad choice for compilations without optimisation, because the compiler makes heavy use of this register (so the resulting code crashes). Register s0 had been used for TCG_AREG1 in earlier releases, but was no longer used and is now free for TCG_AREG0. The resulting code works for compilations without optimisation (tested with qemu mips in qemu mips on x86 host). Signed-off-by: Stefan Weil <weil@mail.berlios.de> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
111 lines
3.2 KiB
C
111 lines
3.2 KiB
C
/*
|
|
* Tiny Code Generator for QEMU
|
|
*
|
|
* Copyright (c) 2008-2009 Arnaud Patard <arnaud.patard@rtp-net.org>
|
|
* Copyright (c) 2009 Aurelien Jarno <aurelien@aurel32.net>
|
|
* Based on i386/tcg-target.c - Copyright (c) 2008 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#define TCG_TARGET_MIPS 1
|
|
|
|
#define TCG_TARGET_REG_BITS 32
|
|
#ifdef __MIPSEB__
|
|
# define TCG_TARGET_WORDS_BIGENDIAN
|
|
#endif
|
|
|
|
#define TCG_TARGET_NB_REGS 32
|
|
|
|
enum {
|
|
TCG_REG_ZERO = 0,
|
|
TCG_REG_AT,
|
|
TCG_REG_V0,
|
|
TCG_REG_V1,
|
|
TCG_REG_A0,
|
|
TCG_REG_A1,
|
|
TCG_REG_A2,
|
|
TCG_REG_A3,
|
|
TCG_REG_T0,
|
|
TCG_REG_T1,
|
|
TCG_REG_T2,
|
|
TCG_REG_T3,
|
|
TCG_REG_T4,
|
|
TCG_REG_T5,
|
|
TCG_REG_T6,
|
|
TCG_REG_T7,
|
|
TCG_REG_S0,
|
|
TCG_REG_S1,
|
|
TCG_REG_S2,
|
|
TCG_REG_S3,
|
|
TCG_REG_S4,
|
|
TCG_REG_S5,
|
|
TCG_REG_S6,
|
|
TCG_REG_S7,
|
|
TCG_REG_T8,
|
|
TCG_REG_T9,
|
|
TCG_REG_K0,
|
|
TCG_REG_K1,
|
|
TCG_REG_GP,
|
|
TCG_REG_SP,
|
|
TCG_REG_FP,
|
|
TCG_REG_RA,
|
|
};
|
|
|
|
#define TCG_CT_CONST_ZERO 0x100
|
|
#define TCG_CT_CONST_U16 0x200
|
|
#define TCG_CT_CONST_S16 0x400
|
|
|
|
/* used for function call generation */
|
|
#define TCG_REG_CALL_STACK TCG_REG_SP
|
|
#define TCG_TARGET_STACK_ALIGN 8
|
|
#define TCG_TARGET_CALL_STACK_OFFSET 16
|
|
#define TCG_TARGET_CALL_ALIGN_ARGS 1
|
|
|
|
/* optional instructions */
|
|
#define TCG_TARGET_HAS_div_i32
|
|
#define TCG_TARGET_HAS_not_i32
|
|
#define TCG_TARGET_HAS_nor_i32
|
|
#undef TCG_TARGET_HAS_rot_i32
|
|
#define TCG_TARGET_HAS_ext8s_i32
|
|
#define TCG_TARGET_HAS_ext16s_i32
|
|
#undef TCG_TARGET_HAS_bswap32_i32
|
|
#undef TCG_TARGET_HAS_bswap16_i32
|
|
#undef TCG_TARGET_HAS_andc_i32
|
|
#undef TCG_TARGET_HAS_orc_i32
|
|
#undef TCG_TARGET_HAS_eqv_i32
|
|
#undef TCG_TARGET_HAS_nand_i32
|
|
|
|
/* optional instructions automatically implemented */
|
|
#undef TCG_TARGET_HAS_neg_i32 /* sub rd, zero, rt */
|
|
#undef TCG_TARGET_HAS_ext8u_i32 /* andi rt, rs, 0xff */
|
|
#undef TCG_TARGET_HAS_ext16u_i32 /* andi rt, rs, 0xffff */
|
|
|
|
/* Note: must be synced with dyngen-exec.h */
|
|
#define TCG_AREG0 TCG_REG_S0
|
|
|
|
/* guest base is supported */
|
|
#define TCG_TARGET_HAS_GUEST_BASE
|
|
|
|
#include <sys/cachectl.h>
|
|
|
|
static inline void flush_icache_range(unsigned long start, unsigned long stop)
|
|
{
|
|
cacheflush ((void *)start, stop-start, ICACHE);
|
|
}
|