Richard Henderson c7efab4fc1 target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init
These registers are read-only and implementation specific.
Initiailize VR for the first time; take the OR1200 values
from the verilog source.

Note that moving fields within CPUOpenRISCState does not
affect migration.

Reviewed-by: Stafford Horne <shorne@gmail.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2019-09-04 12:48:43 -07:00
..
2019-08-22 10:31:21 +01:00
2019-08-22 10:31:21 +01:00
2019-08-22 10:31:21 +01:00
2019-08-22 10:31:21 +01:00
2019-08-22 10:31:21 +01:00
2019-08-22 10:31:21 +01:00