mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-24 12:09:58 +00:00
d51bcabec1
Build the infrastructure to create overrides for HVX instructions. We create a new empty file (gen_tcg_hvx.h) that will be populated in subsequent patches. Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
166 lines
5.5 KiB
Python
Executable File
166 lines
5.5 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
##
|
|
## Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; either version 2 of the License, or
|
|
## (at your option) any later version.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
##
|
|
|
|
import sys
|
|
import re
|
|
import string
|
|
import hex_common
|
|
|
|
##
|
|
## Helpers for gen_helper_prototype
|
|
##
|
|
def_helper_types = {
|
|
'N' : 's32',
|
|
'O' : 's32',
|
|
'P' : 's32',
|
|
'M' : 's32',
|
|
'C' : 's32',
|
|
'R' : 's32',
|
|
'V' : 'ptr',
|
|
'Q' : 'ptr'
|
|
}
|
|
|
|
def_helper_types_pair = {
|
|
'R' : 's64',
|
|
'C' : 's64',
|
|
'S' : 's64',
|
|
'G' : 's64',
|
|
'V' : 'ptr',
|
|
'Q' : 'ptr'
|
|
}
|
|
|
|
def gen_def_helper_opn(f, tag, regtype, regid, toss, numregs, i):
|
|
if (hex_common.is_pair(regid)):
|
|
f.write(", %s" % (def_helper_types_pair[regtype]))
|
|
elif (hex_common.is_single(regid)):
|
|
f.write(", %s" % (def_helper_types[regtype]))
|
|
else:
|
|
print("Bad register parse: ",regtype,regid,toss,numregs)
|
|
|
|
##
|
|
## Generate the DEF_HELPER prototype for an instruction
|
|
## For A2_add: Rd32=add(Rs32,Rt32)
|
|
## We produce:
|
|
## DEF_HELPER_3(A2_add, s32, env, s32, s32)
|
|
##
|
|
def gen_helper_prototype(f, tag, tagregs, tagimms):
|
|
regs = tagregs[tag]
|
|
imms = tagimms[tag]
|
|
|
|
numresults = 0
|
|
numscalarresults = 0
|
|
numscalarreadwrite = 0
|
|
for regtype,regid,toss,numregs in regs:
|
|
if (hex_common.is_written(regid)):
|
|
numresults += 1
|
|
if (hex_common.is_scalar_reg(regtype)):
|
|
numscalarresults += 1
|
|
if (hex_common.is_readwrite(regid)):
|
|
if (hex_common.is_scalar_reg(regtype)):
|
|
numscalarreadwrite += 1
|
|
|
|
if (numscalarresults > 1):
|
|
## The helper is bogus when there is more than one result
|
|
f.write('DEF_HELPER_1(%s, void, env)\n' % tag)
|
|
else:
|
|
## Figure out how many arguments the helper will take
|
|
if (numscalarresults == 0):
|
|
def_helper_size = len(regs)+len(imms)+numscalarreadwrite+1
|
|
if hex_common.need_part1(tag): def_helper_size += 1
|
|
if hex_common.need_slot(tag): def_helper_size += 1
|
|
f.write('DEF_HELPER_%s(%s' % (def_helper_size, tag))
|
|
## The return type is void
|
|
f.write(', void' )
|
|
else:
|
|
def_helper_size = len(regs)+len(imms)+numscalarreadwrite
|
|
if hex_common.need_part1(tag): def_helper_size += 1
|
|
if hex_common.need_slot(tag): def_helper_size += 1
|
|
f.write('DEF_HELPER_%s(%s' % (def_helper_size, tag))
|
|
|
|
## Generate the qemu DEF_HELPER type for each result
|
|
## Iterate over this list twice
|
|
## - Emit the scalar result
|
|
## - Emit the vector result
|
|
i=0
|
|
for regtype,regid,toss,numregs in regs:
|
|
if (hex_common.is_written(regid)):
|
|
if (not hex_common.is_hvx_reg(regtype)):
|
|
gen_def_helper_opn(f, tag, regtype, regid, toss, numregs, i)
|
|
i += 1
|
|
|
|
## Put the env between the outputs and inputs
|
|
f.write(', env' )
|
|
i += 1
|
|
|
|
# Second pass
|
|
for regtype,regid,toss,numregs in regs:
|
|
if (hex_common.is_written(regid)):
|
|
if (hex_common.is_hvx_reg(regtype)):
|
|
gen_def_helper_opn(f, tag, regtype, regid, toss, numregs, i)
|
|
i += 1
|
|
|
|
## Generate the qemu type for each input operand (regs and immediates)
|
|
for regtype,regid,toss,numregs in regs:
|
|
if (hex_common.is_read(regid)):
|
|
if (hex_common.is_hvx_reg(regtype) and
|
|
hex_common.is_readwrite(regid)):
|
|
continue
|
|
gen_def_helper_opn(f, tag, regtype, regid, toss, numregs, i)
|
|
i += 1
|
|
for immlett,bits,immshift in imms:
|
|
f.write(", s32")
|
|
|
|
## Add the arguments for the instruction slot and part1 (if needed)
|
|
if hex_common.need_slot(tag): f.write(', i32' )
|
|
if hex_common.need_part1(tag): f.write(' , i32' )
|
|
f.write(')\n')
|
|
|
|
def main():
|
|
hex_common.read_semantics_file(sys.argv[1])
|
|
hex_common.read_attribs_file(sys.argv[2])
|
|
hex_common.read_overrides_file(sys.argv[3])
|
|
hex_common.read_overrides_file(sys.argv[4])
|
|
hex_common.calculate_attribs()
|
|
tagregs = hex_common.get_tagregs()
|
|
tagimms = hex_common.get_tagimms()
|
|
|
|
with open(sys.argv[5], 'w') as f:
|
|
for tag in hex_common.tags:
|
|
## Skip the priv instructions
|
|
if ( "A_PRIV" in hex_common.attribdict[tag] ) :
|
|
continue
|
|
## Skip the guest instructions
|
|
if ( "A_GUEST" in hex_common.attribdict[tag] ) :
|
|
continue
|
|
## Skip the diag instructions
|
|
if ( tag == "Y6_diag" ) :
|
|
continue
|
|
if ( tag == "Y6_diag0" ) :
|
|
continue
|
|
if ( tag == "Y6_diag1" ) :
|
|
continue
|
|
|
|
if ( hex_common.skip_qemu_helper(tag) ):
|
|
continue
|
|
|
|
gen_helper_prototype(f, tag, tagregs, tagimms)
|
|
|
|
if __name__ == "__main__":
|
|
main()
|