mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-29 14:30:36 +00:00
e688df6bc4
This cleanup makes the number of objects depending on qapi/error.h
drop from 1910 (out of 4743) to 1612 in my "build everything" tree.
While there, separate #include from file comment with a blank line,
and drop a useless comment on why qemu/osdep.h is included first.
Reviewed-by: Eric Blake <eblake@redhat.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <20180201111846.21846-5-armbru@redhat.com>
[Semantic conflict with commit 34e304e975
resolved, OSX breakage fixed]
195 lines
5.3 KiB
C
195 lines
5.3 KiB
C
/*
|
|
* QEMU sPAPR PCI host for VFIO
|
|
*
|
|
* Copyright (c) 2011-2014 Alexey Kardashevskiy, IBM Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License,
|
|
* or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include <linux/vfio.h>
|
|
#include "qemu-common.h"
|
|
#include "cpu.h"
|
|
#include "hw/ppc/spapr.h"
|
|
#include "hw/pci-host/spapr.h"
|
|
#include "hw/pci/msix.h"
|
|
#include "hw/vfio/vfio.h"
|
|
#include "qemu/error-report.h"
|
|
#include "sysemu/qtest.h"
|
|
|
|
bool spapr_phb_eeh_available(sPAPRPHBState *sphb)
|
|
{
|
|
return vfio_eeh_as_ok(&sphb->iommu_as);
|
|
}
|
|
|
|
static void spapr_phb_vfio_eeh_reenable(sPAPRPHBState *sphb)
|
|
{
|
|
vfio_eeh_as_op(&sphb->iommu_as, VFIO_EEH_PE_ENABLE);
|
|
}
|
|
|
|
void spapr_phb_vfio_reset(DeviceState *qdev)
|
|
{
|
|
/*
|
|
* The PE might be in frozen state. To reenable the EEH
|
|
* functionality on it will clean the frozen state, which
|
|
* ensures that the contained PCI devices will work properly
|
|
* after reboot.
|
|
*/
|
|
spapr_phb_vfio_eeh_reenable(SPAPR_PCI_HOST_BRIDGE(qdev));
|
|
}
|
|
|
|
int spapr_phb_vfio_eeh_set_option(sPAPRPHBState *sphb,
|
|
unsigned int addr, int option)
|
|
{
|
|
uint32_t op;
|
|
int ret;
|
|
|
|
switch (option) {
|
|
case RTAS_EEH_DISABLE:
|
|
op = VFIO_EEH_PE_DISABLE;
|
|
break;
|
|
case RTAS_EEH_ENABLE: {
|
|
PCIHostState *phb;
|
|
PCIDevice *pdev;
|
|
|
|
/*
|
|
* The EEH functionality is enabled on basis of PCI device,
|
|
* instead of PE. We need check the validity of the PCI
|
|
* device address.
|
|
*/
|
|
phb = PCI_HOST_BRIDGE(sphb);
|
|
pdev = pci_find_device(phb->bus,
|
|
(addr >> 16) & 0xFF, (addr >> 8) & 0xFF);
|
|
if (!pdev || !object_dynamic_cast(OBJECT(pdev), "vfio-pci")) {
|
|
return RTAS_OUT_PARAM_ERROR;
|
|
}
|
|
|
|
op = VFIO_EEH_PE_ENABLE;
|
|
break;
|
|
}
|
|
case RTAS_EEH_THAW_IO:
|
|
op = VFIO_EEH_PE_UNFREEZE_IO;
|
|
break;
|
|
case RTAS_EEH_THAW_DMA:
|
|
op = VFIO_EEH_PE_UNFREEZE_DMA;
|
|
break;
|
|
default:
|
|
return RTAS_OUT_PARAM_ERROR;
|
|
}
|
|
|
|
ret = vfio_eeh_as_op(&sphb->iommu_as, op);
|
|
if (ret < 0) {
|
|
return RTAS_OUT_HW_ERROR;
|
|
}
|
|
|
|
return RTAS_OUT_SUCCESS;
|
|
}
|
|
|
|
int spapr_phb_vfio_eeh_get_state(sPAPRPHBState *sphb, int *state)
|
|
{
|
|
int ret;
|
|
|
|
ret = vfio_eeh_as_op(&sphb->iommu_as, VFIO_EEH_PE_GET_STATE);
|
|
if (ret < 0) {
|
|
return RTAS_OUT_PARAM_ERROR;
|
|
}
|
|
|
|
*state = ret;
|
|
return RTAS_OUT_SUCCESS;
|
|
}
|
|
|
|
static void spapr_phb_vfio_eeh_clear_dev_msix(PCIBus *bus,
|
|
PCIDevice *pdev,
|
|
void *opaque)
|
|
{
|
|
/* Check if the device is VFIO PCI device */
|
|
if (!object_dynamic_cast(OBJECT(pdev), "vfio-pci")) {
|
|
return;
|
|
}
|
|
|
|
/*
|
|
* The MSIx table will be cleaned out by reset. We need
|
|
* disable it so that it can be reenabled properly. Also,
|
|
* the cached MSIx table should be cleared as it's not
|
|
* reflecting the contents in hardware.
|
|
*/
|
|
if (msix_enabled(pdev)) {
|
|
uint16_t flags;
|
|
|
|
flags = pci_host_config_read_common(pdev,
|
|
pdev->msix_cap + PCI_MSIX_FLAGS,
|
|
pci_config_size(pdev), 2);
|
|
flags &= ~PCI_MSIX_FLAGS_ENABLE;
|
|
pci_host_config_write_common(pdev,
|
|
pdev->msix_cap + PCI_MSIX_FLAGS,
|
|
pci_config_size(pdev), flags, 2);
|
|
}
|
|
|
|
msix_reset(pdev);
|
|
}
|
|
|
|
static void spapr_phb_vfio_eeh_clear_bus_msix(PCIBus *bus, void *opaque)
|
|
{
|
|
pci_for_each_device(bus, pci_bus_num(bus),
|
|
spapr_phb_vfio_eeh_clear_dev_msix, NULL);
|
|
}
|
|
|
|
static void spapr_phb_vfio_eeh_pre_reset(sPAPRPHBState *sphb)
|
|
{
|
|
PCIHostState *phb = PCI_HOST_BRIDGE(sphb);
|
|
|
|
pci_for_each_bus(phb->bus, spapr_phb_vfio_eeh_clear_bus_msix, NULL);
|
|
}
|
|
|
|
int spapr_phb_vfio_eeh_reset(sPAPRPHBState *sphb, int option)
|
|
{
|
|
uint32_t op;
|
|
int ret;
|
|
|
|
switch (option) {
|
|
case RTAS_SLOT_RESET_DEACTIVATE:
|
|
op = VFIO_EEH_PE_RESET_DEACTIVATE;
|
|
break;
|
|
case RTAS_SLOT_RESET_HOT:
|
|
spapr_phb_vfio_eeh_pre_reset(sphb);
|
|
op = VFIO_EEH_PE_RESET_HOT;
|
|
break;
|
|
case RTAS_SLOT_RESET_FUNDAMENTAL:
|
|
spapr_phb_vfio_eeh_pre_reset(sphb);
|
|
op = VFIO_EEH_PE_RESET_FUNDAMENTAL;
|
|
break;
|
|
default:
|
|
return RTAS_OUT_PARAM_ERROR;
|
|
}
|
|
|
|
ret = vfio_eeh_as_op(&sphb->iommu_as, op);
|
|
if (ret < 0) {
|
|
return RTAS_OUT_HW_ERROR;
|
|
}
|
|
|
|
return RTAS_OUT_SUCCESS;
|
|
}
|
|
|
|
int spapr_phb_vfio_eeh_configure(sPAPRPHBState *sphb)
|
|
{
|
|
int ret;
|
|
|
|
ret = vfio_eeh_as_op(&sphb->iommu_as, VFIO_EEH_PE_CONFIGURE);
|
|
if (ret < 0) {
|
|
return RTAS_OUT_PARAM_ERROR;
|
|
}
|
|
|
|
return RTAS_OUT_SUCCESS;
|
|
}
|