Jia Liu ed396e2b2d hw/openrisc: Fix masking in openrisc_pic_cpu_handler()
Consider the masking of PICSR and PICMR:

    ((cpu->env.picsr && (1 << i)) && (cpu->env.picmr && (1 << i)))

To correctly mask bits, we should use the bitwise AND "&" rather than
the logical AND "&&".  Also, the loop is not necessary for masking.
Simply use (cpu->env.picsr & cpu->env.picmr).

Signed-off-by: Xi Wang <xi.wang@gmail.com>
Acked-by: Jia Liu <proljc@gmail.com>
2013-08-21 09:23:10 +08:00
..
2013-07-23 00:37:33 +02:00
2013-07-29 21:05:58 +02:00
2013-08-19 15:52:19 +02:00
2013-07-29 21:06:05 +02:00
2013-07-29 21:06:46 +02:00
2013-07-29 21:06:57 +02:00
2013-07-29 21:07:02 +02:00
2013-08-13 09:02:52 -05:00
2013-07-29 21:07:02 +02:00
2013-07-31 23:25:41 +02:00
2013-07-29 21:06:28 +02:00
2013-08-12 11:20:57 -05:00
2013-07-29 19:56:46 -05:00
2013-07-29 19:56:46 -05:00
2013-07-29 21:07:00 +02:00
2013-07-25 08:12:27 -05:00
2013-07-29 21:07:01 +02:00
2013-08-08 13:29:25 +02:00
2013-08-12 08:32:55 -05:00