Jia Liu
ed396e2b2d
hw/openrisc: Fix masking in openrisc_pic_cpu_handler()
...
Consider the masking of PICSR and PICMR:
((cpu->env.picsr && (1 << i)) && (cpu->env.picmr && (1 << i)))
To correctly mask bits, we should use the bitwise AND "&" rather than
the logical AND "&&". Also, the loop is not necessary for masking.
Simply use (cpu->env.picsr & cpu->env.picmr).
Signed-off-by: Xi Wang <xi.wang@gmail.com>
Acked-by: Jia Liu <proljc@gmail.com>
2013-08-21 09:23:10 +08:00
..
2013-08-01 11:18:24 -05:00
2013-07-23 00:37:33 +02:00
2013-08-16 11:17:23 -07:00
2013-08-20 14:54:31 +01:00
2013-07-29 21:05:58 +02:00
2013-08-19 15:52:19 +02:00
2013-04-15 18:19:25 +02:00
2013-08-01 11:18:32 -05:00
2013-08-16 18:44:33 +02:00
2013-08-20 14:54:32 +01:00
2013-07-04 17:42:44 +02:00
2013-07-29 21:06:05 +02:00
2013-07-29 21:06:46 +02:00
2013-07-29 21:06:57 +02:00
2013-07-29 21:07:02 +02:00
2013-08-13 09:02:52 -05:00
2013-07-29 20:41:49 +02:00
2013-07-29 21:06:57 +02:00
2013-07-29 21:07:02 +02:00
2013-07-31 23:25:41 +02:00
2013-07-29 21:06:28 +02:00
2013-07-04 17:42:44 +02:00
2013-07-09 13:38:58 -05:00
2013-08-14 16:47:30 +02:00
2013-08-12 11:20:57 -05:00
2013-07-04 17:42:44 +02:00
2013-08-05 14:11:17 +02:00
2013-08-07 12:48:15 -05:00
2013-08-21 09:23:10 +08:00
2013-07-29 20:45:24 +02:00
2013-08-12 12:07:12 +03:00
2013-07-31 23:25:27 +02:00
2013-07-29 19:56:46 -05:00
2013-07-29 19:33:54 -05:00
2013-07-29 19:56:46 -05:00
2013-07-29 21:07:00 +02:00
2013-07-25 08:12:27 -05:00
2013-07-29 21:07:00 +02:00
2013-07-29 21:07:00 +02:00
2013-07-29 21:07:01 +02:00
2013-08-20 14:54:32 +01:00
2013-07-04 17:42:48 +02:00
2013-07-04 17:42:44 +02:00
2013-08-08 13:29:25 +02:00
2013-08-12 08:32:55 -05:00
2013-07-29 10:37:09 -05:00
2013-07-29 10:37:09 -05:00
2013-07-23 02:41:33 +02:00
2013-04-19 16:18:11 +02:00