xemu/include
Peter Crosthwaite f0a902f764 arm: Introduce Xilinx ZynqMP SoC
With quad Cortex-A53 CPUs.

Use SMC PSCI, with the standard policy of secondaries starting in
power-off.

Tested-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: a16202a6c7b79e446e5289d38cb18d2ee4b897a0.1431381507.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2015-05-18 16:41:09 +01:00
..
2015-02-06 16:11:38 +00:00
2015-05-18 16:41:09 +01:00
2015-04-30 16:05:48 +03:00
2015-05-11 14:49:03 +01:00
2015-05-11 08:59:07 -04:00
2015-04-30 16:05:48 +03:00
2015-04-30 13:21:42 +02:00
2015-05-11 13:54:00 +01:00
2015-05-06 08:38:05 +02:00
2015-04-30 16:05:48 +03:00
2015-02-16 15:07:19 +00:00
2015-02-05 17:16:14 +01:00