Fabian Aggeler f0aff25570 target-arm: implement CPACR register logic for ARMv7
In ARMv7 the CPACR register allows to control access rights to
coprocessor 0-13 interfaces. Bits corresponding to unimplemented
coprocessors should be RAZ/WI. Bits ASEDIS, D32DIS, TRCDIS are
UNK/SBZP if VFP is not implemented and RAO/WI in some cases.
Treating TRCDIS as RAZ/WI since we neither implement a trace
macrocell nor a CP14 interface to the trace macrocell registers.

Since CPACR bits for VFP/Neon access are honoured with the CPACR_FPEN
bit in the TB flags, flushing the TLB is not necessary anymore.

Signed-off-by: Fabian Aggeler <aggelerf@ethz.ch>
Message-id: 1400532968-30668-1-git-send-email-aggelerf@ethz.ch
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-05-27 17:09:49 +01:00
2014-05-16 10:35:59 -04:00
2014-05-22 18:14:01 +01:00
2014-05-20 13:05:58 +02:00
2014-05-15 14:24:05 +02:00
2014-05-09 09:11:31 -04:00
2014-05-19 11:36:48 +02:00
2014-05-15 14:24:05 +02:00
2014-04-25 09:19:58 -04:00
2014-05-22 13:25:34 -07:00
2014-05-20 11:57:52 +01:00
2014-05-16 08:30:12 +02:00
2014-05-22 18:14:01 +01:00
2014-04-28 08:55:31 +04:00
2014-05-14 15:24:51 +02:00
2014-05-15 18:56:08 +01:00
2014-05-20 11:57:52 +01:00
2014-04-18 10:33:36 +04:00
2014-04-22 12:00:20 +02:00
2014-04-22 12:00:20 +02:00
2014-05-09 22:59:40 +02:00
2014-05-19 12:53:07 +01:00
2014-04-17 20:39:32 +01:00
2014-05-09 20:57:32 +02:00
2014-05-07 16:16:43 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
Original Xbox Emulator for Windows, macOS, and Linux (Active Development)
Readme 531 MiB
Languages
C 82.5%
C++ 7%
Python 3.3%
Dylan 2.8%
Shell 1.5%
Other 2.6%