mirror of
https://github.com/xemu-project/xemu.git
synced 2024-11-28 05:50:37 +00:00
f5244e937a
This will make it easier to review and change the flag list in the future. No behaviour change should be introduced by this, as it is just changing the flag order on the config file. To make sure the flag sets are really not changed by this patch, I have used the following stupid script to compare the flag values in the config files: https://gist.github.com/1004885 Signed-off-by: Eduardo Habkost <ehabkost@redhat.com> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
87 lines
2.9 KiB
Plaintext
87 lines
2.9 KiB
Plaintext
# x86 CPU MODELS
|
|
|
|
[cpudef]
|
|
name = "Conroe"
|
|
level = "2"
|
|
vendor = "GenuineIntel"
|
|
family = "6"
|
|
model = "2"
|
|
stepping = "3"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "ssse3 sse3"
|
|
extfeature_edx = "lm fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
extfeature_ecx = "lahf_lm"
|
|
xlevel = "0x8000000A"
|
|
model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)"
|
|
|
|
[cpudef]
|
|
name = "Penryn"
|
|
level = "2"
|
|
vendor = "GenuineIntel"
|
|
family = "6"
|
|
model = "2"
|
|
stepping = "3"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "sse4.1 cx16 ssse3 sse3"
|
|
extfeature_edx = "lm fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
extfeature_ecx = "lahf_lm"
|
|
xlevel = "0x8000000A"
|
|
model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)"
|
|
|
|
[cpudef]
|
|
name = "Nehalem"
|
|
level = "2"
|
|
vendor = "GenuineIntel"
|
|
family = "6"
|
|
model = "2"
|
|
stepping = "3"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "popcnt sse4.2 sse4.1 cx16 ssse3 sse3"
|
|
extfeature_edx = "lm fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
extfeature_ecx = "lahf_lm"
|
|
xlevel = "0x8000000A"
|
|
model_id = "Intel Core i7 9xx (Nehalem Class Core i7)"
|
|
|
|
[cpudef]
|
|
name = "Opteron_G1"
|
|
level = "5"
|
|
vendor = "AuthenticAMD"
|
|
family = "15"
|
|
model = "6"
|
|
stepping = "1"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "sse3"
|
|
extfeature_edx = "lm fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
# extfeature_ecx = ""
|
|
xlevel = "0x80000008"
|
|
model_id = "AMD Opteron 240 (Gen 1 Class Opteron)"
|
|
|
|
[cpudef]
|
|
name = "Opteron_G2"
|
|
level = "5"
|
|
vendor = "AuthenticAMD"
|
|
family = "15"
|
|
model = "6"
|
|
stepping = "1"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "cx16 sse3"
|
|
extfeature_edx = "lm rdtscp fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
extfeature_ecx = "svm lahf_lm"
|
|
xlevel = "0x80000008"
|
|
model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)"
|
|
|
|
[cpudef]
|
|
name = "Opteron_G3"
|
|
level = "5"
|
|
vendor = "AuthenticAMD"
|
|
family = "15"
|
|
model = "6"
|
|
stepping = "1"
|
|
feature_edx = "sse2 sse fxsr mmx clflush pse36 pat cmov mca pge mtrr sep apic cx8 mce pae msr tsc pse de fpu"
|
|
feature_ecx = "popcnt cx16 monitor sse3"
|
|
extfeature_edx = "lm rdtscp fxsr mmx nx pat cmov pge syscall apic cx8 mce pae msr tsc pse de fpu"
|
|
extfeature_ecx = "misalignsse sse4a abm svm lahf_lm"
|
|
xlevel = "0x80000008"
|
|
model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)"
|
|
|