xemu/target-mips
Edgar E. Iglesias fe8dca8c3c mips: Synchronize CP0 TCSTatus, Status and EntryHi
These registers share some of their fields. Writes to these fields
should be visible through the corresponding mirror fields.

Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
2011-09-06 11:09:38 +02:00
..
cpu.h Remove unused is_softmmu parameter from cpu_handle_mmu_fault 2011-08-07 09:32:01 +00:00
helper.c Remove unused is_softmmu parameter from cpu_handle_mmu_fault 2011-08-07 09:32:01 +00:00
helper.h target-mips: fix translation of MT instructions 2010-12-22 11:14:10 +01:00
machine.c Remove exec-all.h include directives 2011-06-26 18:25:35 +00:00
mips-defs.h MIPS: Initial support of fulong mini pc (CPU definition) 2010-06-29 23:07:52 +02:00
op_helper.c mips: Synchronize CP0 TCSTatus, Status and EntryHi 2011-09-06 11:09:38 +02:00
TODO target-mips: add copyright notice for mips16 work 2009-12-13 20:20:20 +01:00
translate_init.c Use glib memory allocation and free functions 2011-08-20 23:01:08 -05:00
translate.c Use glib memory allocation and free functions 2011-08-20 23:01:08 -05:00