mirror of
https://github.com/CTCaer/switch-l4t-atf.git
synced 2024-12-04 16:56:27 +00:00
91089f360a
The FPEXC32_EL2 register controls SIMD and FP functionality when the lower ELs are executing in AArch32 mode. It is architecturally mapped to AArch32 system register FPEXC. This patch removes FPEXC32_EL2 register from the System Register context and adds it to the floating-point context. EL3 only saves / restores the floating-point context if the build option CTX_INCLUDE_FPREGS is set to 1. The rationale for this change is that if the Secure world is using FP functionality and EL3 is not managing the FP context, then the Secure world will save / restore the appropriate FP registers. NOTE - this is a break in behaviour in the unlikely case that CTX_INCLUDE_FPREGS is set to 0 and the platform contains an AArch32 Secure Payload that modifies FPEXC, but does not save and restore this register Change-Id: Iab80abcbfe302752d52b323b4abcc334b585c184 Signed-off-by: David Cunado <david.cunado@arm.com> |
||
|---|---|---|
| .. | ||
| diagrams | ||
| plantuml | ||
| plat | ||
| spd | ||
| arm-sip-service.rst | ||
| auth-framework.rst | ||
| change-log.rst | ||
| cpu-specific-build-macros.rst | ||
| firmware-design.rst | ||
| firmware-update.rst | ||
| interrupt-framework-design.rst | ||
| platform-interrupt-controller-API.rst | ||
| platform-migration-guide.rst | ||
| porting-guide.rst | ||
| psci-lib-integration-guide.rst | ||
| psci-pd-tree.rst | ||
| reset-design.rst | ||
| rt-svc-writers-guide.rst | ||
| sdei.rst | ||
| spm-user-guide.rst | ||
| trusted-board-boot.rst | ||
| user-guide.rst | ||
| xlat-tables-lib-v2-design.rst | ||