Unknown W. Brackets
|
8d60c10a64
|
riscv: Use jit address offsets directly.
We'll have IR able to use block number or target offset.
|
2023-07-29 19:02:15 -07:00 |
|
Henrik Rydgård
|
b473f1e649
|
Merge pull request #17780 from hch12907/sdl-ttf
SDL: implement TextDrawer using SDL2_ttf
|
2023-07-29 22:51:27 +02:00 |
|
Henrik Rydgård
|
4062aa5687
|
Merge pull request #17795 from styxnix/master
Update fi_FI.ini
|
2023-07-29 20:21:23 +02:00 |
|
Jaakko Saarikko
|
c2e6ec7f7e
|
Update fi_FI.ini
Translation work on Finnish language.
|
2023-07-29 17:15:50 +03:00 |
|
Hoe Hao Cheng
|
aaa7e90174
|
SDL: fix a curious crash
|
2023-07-29 03:10:00 +08:00 |
|
Hoe Hao Cheng
|
1c890be702
|
Use common UTF8 infrastructure instead of rewriting one
|
2023-07-29 03:10:00 +08:00 |
|
Hoe Hao Cheng
|
f88d1a287e
|
SDL: implement font fallback for TextDrawerSDL
|
2023-07-29 03:09:57 +08:00 |
|
Henrik Rydgård
|
56c2974e5e
|
Merge pull request #17793 from warmenhoven/dev/warmenhoven/libretro-apple
Fix libretro build on apple platforms
|
2023-07-28 11:32:54 +02:00 |
|
Eric Warmenhoven
|
c19aa05b60
|
Fix libretro build on apple platforms
|
2023-07-28 03:37:07 -04:00 |
|
Henrik Rydgård
|
4aa2b1fcac
|
Merge pull request #17783 from unknownbrackets/riscv-jit
Implement float/vec operations in RISC-V jit
|
2023-07-28 08:38:19 +02:00 |
|
Unknown W. Brackets
|
a181f6d5b8
|
riscv: Add a comment for FMUL testing later.
|
2023-07-27 22:16:29 -07:00 |
|
Henrik Rydgård
|
bf40eae4f8
|
Merge pull request #17789 from styxnix/master
Update fi_FI.ini
|
2023-07-27 16:54:03 +02:00 |
|
Henrik Rydgård
|
7e333b8c4e
|
Merge pull request #17790 from Saramagrean/patch-5
Update th_TH.ini
|
2023-07-27 16:48:58 +02:00 |
|
Benjamin Benda Gates
|
92b6613adf
|
Update th_TH.ini
|
2023-07-27 18:42:56 +07:00 |
|
Jaakko Saarikko
|
4789656b33
|
Update fi_FI.ini
Translation work on Finnish language.
|
2023-07-26 22:44:55 +03:00 |
|
Unknown W. Brackets
|
982ce968ea
|
Merge pull request #17785 from hrydgard/naett-ndk-build-fix
Bump naett with fix for build problem on newer NDK
|
2023-07-25 22:58:48 -07:00 |
|
Henrik Rydgård
|
e478dbff3d
|
Merge pull request #17784 from unknownbrackets/arm64-round
arm64jit: When rouding unset, use nearest
|
2023-07-26 07:32:06 +02:00 |
|
Henrik Rydgård
|
2f2878687f
|
Merge pull request #17782 from unknownbrackets/net-cancel
net: Fix request cancelling
|
2023-07-26 07:30:28 +02:00 |
|
Henrik Rydgård
|
ce45c943be
|
Bump naett with fix for build problem on newer NDK
See #17583
|
2023-07-26 07:28:25 +02:00 |
|
Unknown W. Brackets
|
5122b0c78e
|
riscv: Cleanup unnecessary fcr31 func.
Don't need this, we use DYNAMIC.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
0c9dce8ba8
|
riscv: Implement vec4 dot.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
23e9dffc68
|
riscv: Implement vec4 shuffle and init.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
4e17c59cc2
|
riscv: Implement simple vec4 ops via floats.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
df313bd296
|
riscv: Fix rounding mode setting.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
9157d992ac
|
jit-ir: Implement cfc1/ctc1.
This makes it so we can track rounding mode changes.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
ca7a520a19
|
riscv: Implement FMul.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
9a9b371856
|
riscv: Implement FSign using FCLASS.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
05360d5c7a
|
riscv: Implement simplest float ops.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
bb6fdd0246
|
riscv: Add floating point load/stores.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
7071884a47
|
riscv: Handle rounding mode and ctrl transfers.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
067a033dc0
|
riscv: Add FPU regcache.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
c3db3d5187
|
arm64jit: When rouding unset, use nearest.
The 0/default rounding mode is nearest, not toward zero.
We set hasSetRounding only when fcr31 has a non-zero rounding mode or
flush to zero set.
|
2023-07-25 20:30:05 -07:00 |
|
Unknown W. Brackets
|
94f7231e73
|
net: Fix request cancelling.
Was broken in #17737.
|
2023-07-25 19:42:37 -07:00 |
|
Unknown W. Brackets
|
8f404a1961
|
softgpu: Fix minor typo.
|
2023-07-25 19:42:36 -07:00 |
|
Unknown W. Brackets
|
a8edf5fa24
|
riscv: Reduce bloat in jit fallbacks.
|
2023-07-25 19:42:04 -07:00 |
|
Unknown W. Brackets
|
b97b7f3663
|
riscv: Make some regcache methods private.
|
2023-07-25 19:42:04 -07:00 |
|
Henrik Rydgård
|
f229573bb2
|
Merge pull request #16251 from gucio321/fix-wayland-vulkan
CMakeList: fix SDL+Wayland+Vulkan
|
2023-07-25 09:52:43 +02:00 |
|
Unknown W. Brackets
|
3383d5b93a
|
Merge pull request #17751 from unknownbrackets/riscv-jit
Initial RISC-V jit based on IR
|
2023-07-25 00:42:22 -07:00 |
|
Hoe Hao Cheng
|
2b826b5614
|
SDL: implement TextDrawer using SDL2_ttf
|
2023-07-25 13:05:32 +08:00 |
|
Henrik Rydgård
|
f3c89e49f0
|
Merge pull request #17778 from hrydgard/new-icons
Add some new UI icons
|
2023-07-24 15:49:38 +02:00 |
|
Henrik Rydgård
|
fecd0b8cd7
|
Use the new play button icon in the retroachievement sound customizer
|
2023-07-24 14:56:35 +02:00 |
|
Henrik Rydgård
|
2baba83f1a
|
Add a bunch of new icon images to the atlas.
|
2023-07-24 14:52:32 +02:00 |
|
Henrik Rydgård
|
3c2f67a097
|
Merge pull request #17777 from hrydgard/fix-achievements-from-frontend
RetroAchievements: Fix another race condition, improve logging.
|
2023-07-24 12:37:40 +02:00 |
|
Henrik Rydgård
|
a72c4aa383
|
Actually fix the race condition. Can't do any initialization step while waiting.
|
2023-07-24 12:08:15 +02:00 |
|
Henrik Rydgård
|
3ae520c35d
|
RetroAchievements: Fix another race condition, improve logging.
Seems to help the frontend problem.
|
2023-07-24 12:00:16 +02:00 |
|
Henrik Rydgård
|
bee2400230
|
Merge pull request #17769 from unknownbrackets/vertexjit-debug
Add compilation-enabled vertexjit compare tool
|
2023-07-24 09:39:52 +02:00 |
|
Henrik Rydgård
|
c697dca3e0
|
Merge pull request #17776 from unknownbrackets/riscv-vertexjit
Correct a few more RISC-V vertexjit bugs
|
2023-07-24 09:13:17 +02:00 |
|
Unknown W. Brackets
|
b6f83ca969
|
riscv: Cleanup some pointerification flags.
|
2023-07-23 21:17:55 -07:00 |
|
Unknown W. Brackets
|
18c48681a8
|
riscv: Implement multiply instructions.
|
2023-07-23 18:01:50 -07:00 |
|
Unknown W. Brackets
|
7f4689e8fa
|
riscv: Use direct SLI/SLIU instructions.
Derp, I forgot these existed on RISC-V for a moment.
|
2023-07-23 18:01:46 -07:00 |
|