Unknown W. Brackets
|
a8126ca132
|
jit-ir: Add some missing CONDITIONAL_DISABLEs.
|
2016-05-12 20:56:47 -07:00 |
|
Unknown W. Brackets
|
29ed8d2201
|
jit-ir: ExitToReg doesn't write to registers.
|
2016-05-12 18:34:27 -07:00 |
|
Unknown W. Brackets
|
9f183c97ba
|
jit-ir: Prevent reading ahead for each reg write.
|
2016-05-12 18:30:55 -07:00 |
|
Unknown W. Brackets
|
d06c6c080c
|
jit-ir: Expand unused regs to regular GPRs.
|
2016-05-12 18:30:55 -07:00 |
|
Unknown W. Brackets
|
99468c6fc1
|
jit-ir: Optimize out unused temp regs.
This way, if constants have made the temp obsolete (common with ins, for
example), it won't even get set anymore.
|
2016-05-12 18:30:53 -07:00 |
|
Henrik Rydgard
|
7268abec61
|
IR: vcmp, vcmov, vhdp
|
2016-05-12 22:35:31 +02:00 |
|
Henrik Rydgard
|
1851458628
|
Bugfixes
|
2016-05-12 20:28:59 +02:00 |
|
Henrik Rydgard
|
c69a8c07dc
|
Forgot this
|
2016-05-12 20:20:59 +02:00 |
|
Henrik Rydgard
|
850d0abc91
|
IR: More VFPU. Support normal fp compares.
|
2016-05-12 20:16:15 +02:00 |
|
Henrik Rydgard
|
182674cddf
|
IR: SIMD another matrix orientation. Fix various issues.
|
2016-05-12 13:10:26 +02:00 |
|
Henrik Rydgard
|
2cbfb192c4
|
IR: Lots more VFPU support, some with SIMD
|
2016-05-12 12:17:25 +02:00 |
|
Henrik Rydgard
|
219548b8e2
|
Prefix prep
|
2016-05-11 00:16:07 +02:00 |
|
Henrik Rydgard
|
b3dd36982f
|
Prefix prep
|
2016-05-10 23:14:26 +02:00 |
|
Henrik Rydgard
|
db1d1ff9fd
|
IR: Merge the FPU and VFPU instruction sets, no reason to keep them apart
|
2016-05-10 22:55:27 +02:00 |
|
Henrik Rydgard
|
45efcda6b1
|
IR: Some more VFPU
|
2016-05-10 21:50:08 +02:00 |
|
Henrik Rydgard
|
558bb197c7
|
More VFPU
|
2016-05-09 23:47:56 +02:00 |
|
Henrik Rydgard
|
a5d5c5ce2b
|
Do the voffset remapping before the IR. This will let us easily add some virtual VFPU registers for the IR to the end, plus it's slightly faster.
|
2016-05-09 22:40:59 +02:00 |
|
Henrik Rydgard
|
28087a6088
|
IRFrontend shouldn't know about IRBlock
|
2016-05-09 20:18:22 +02:00 |
|
Henrik Rydgard
|
e711a47a75
|
Complete the separation of the IR compiler frontend from the "Jit"
|
2016-05-09 20:05:06 +02:00 |
|
Henrik Rydgard
|
e806c369b2
|
Separate the IR frontend from the IR "Jit"
|
2016-05-09 19:57:18 +02:00 |
|
Henrik Rydgard
|
6e44e97ffa
|
Refactor prep: Split JitInterface into MIPSFrontendInterface and JitInterface
|
2016-05-09 19:41:39 +02:00 |
|
Henrik Rydgard
|
f50617d679
|
Skip const flush on set float constant
|
2016-05-09 18:47:53 +02:00 |
|
Unknown W. Brackets
|
eb6551d72a
|
jit-ir: Correct downcount handling.
Oops, was wrong - already accounted for delay slots. Clear so we don't
double count when emitting a syscall.
Fixes FF4 utility msg flickering.
|
2016-05-09 01:13:53 -07:00 |
|
Unknown W. Brackets
|
ccb8f8d77e
|
jit-ir: Fix replacement hooks.
|
2016-05-09 00:36:38 -07:00 |
|
Unknown W. Brackets
|
f6d245f3c4
|
jit-ir: Remove redundant simplify pass.
This is just doing the same thing as the const folding pass, really.
|
2016-05-09 00:13:01 -07:00 |
|
Unknown W. Brackets
|
f638477b9a
|
jit-ir: Add the rest to PropagateConstants.
Just for completeness.
|
2016-05-08 22:17:39 -07:00 |
|
Unknown W. Brackets
|
7ce923d01f
|
jit-ir: Fix SetConstV.
Oops.
|
2016-05-08 22:11:53 -07:00 |
|
Unknown W. Brackets
|
6bd31ecb27
|
jit-ir: Flush consts better for a few f/v ops.
|
2016-05-08 21:37:46 -07:00 |
|
Unknown W. Brackets
|
5221a02db4
|
jit-ir: Propagate constants for shifts.
This might optimize away an IRTEMP_0 in such cases.
|
2016-05-08 19:11:58 -07:00 |
|
Unknown W. Brackets
|
a1b4b5170c
|
jit-ir: Propagate constants even for overlaps.
|
2016-05-08 19:05:39 -07:00 |
|
Unknown W. Brackets
|
a22ff68e9e
|
jit-ir: Skip flushing when updating PC.
|
2016-05-08 18:49:00 -07:00 |
|
Unknown W. Brackets
|
d09f3a22a8
|
jit-ir: Propagate single-op constants.
|
2016-05-08 16:21:17 -07:00 |
|
Unknown W. Brackets
|
0d7f151167
|
jit-ir: Add a utility func for applying passes.
|
2016-05-08 16:08:35 -07:00 |
|
Unknown W. Brackets
|
d19174b52b
|
jit-ir: Skip const flush on downcount op.
This allows discarding more unused constants.
|
2016-05-08 14:56:43 -07:00 |
|
Henrik Rydgard
|
c7e4658b6d
|
More constant propagation
|
2016-05-08 23:25:47 +02:00 |
|
Henrik Rydgard
|
d4480d50fd
|
jit-ir: Less instructions cause flushing in constant propagation.
|
2016-05-08 23:25:08 +02:00 |
|
Unknown W. Brackets
|
5dbac165f4
|
Qt, gcc, and Symbian buildfixes.
|
2016-05-08 14:10:07 -07:00 |
|
Henrik Rydgard
|
4e52f613f1
|
Additional fixes and buildfixes
|
2016-05-08 22:23:51 +02:00 |
|
Henrik Rydgard
|
f8659b8e1e
|
Move the IR interpreter out into its own file. Rename it in the UI. First CMake and Android fixes.
|
2016-05-08 22:06:13 +02:00 |
|
Henrik Rydgard
|
492ea5fac4
|
Address a bunch of comments, thanks for the review
|
2016-05-08 21:38:03 +02:00 |
|
Henrik Rydgard
|
3eb5480ade
|
Initial VFPU
|
2016-05-08 13:32:22 +02:00 |
|
Henrik Rydgard
|
98113edbd4
|
More simplify pass
|
2016-05-08 11:29:11 +02:00 |
|
Henrik Rydgard
|
14df39d7c9
|
Fix IRTEMP clash bug. Add more cases to the constant propagation pass.
|
2016-05-08 10:36:37 +02:00 |
|
Henrik Rydgard
|
aae32bd929
|
ir-jit: Re-enable mult. Fix bvf/bvt
|
2016-05-08 02:47:19 +02:00 |
|
Henrik Rydgard
|
46e839b2b2
|
ir-jit: Fix bugs in rounding
|
2016-05-08 02:26:36 +02:00 |
|
Henrik Rydgard
|
e750987052
|
ir-jit: Fix bug in ext
|
2016-05-08 02:09:01 +02:00 |
|
Henrik Rydgard
|
7d4774db4c
|
Fix wsbw
|
2016-05-08 02:08:25 +02:00 |
|
Henrik Rydgard
|
1a2edc67d0
|
Add support for float store/load
|
2016-05-08 02:03:11 +02:00 |
|
Henrik Rydgard
|
ce8aae5ed1
|
Make the IRJit core selectable in developer tools
|
2016-05-08 01:43:27 +02:00 |
|
Henrik Rydgard
|
09969c0156
|
Use the regcache in a new (incomplete) pass, PropagateConstants.
|
2016-05-08 01:06:07 +02:00 |
|