ppsspp/Core/MIPS/IR
Unknown W. Brackets 64b57a0329 irjit: Fix swr typo.
Shifting the wrong direction - oops.
2018-01-03 08:14:25 -08:00
..
IRAsm.cpp Initial commit for IRJit 2016-05-07 13:58:29 +02:00
IRCompALU.cpp irjit: Cleanup some invalid op handling. 2018-01-01 08:38:11 -08:00
IRCompBranch.cpp irjit: Properly account for delay slots in size. 2018-01-01 22:54:40 -08:00
IRCompFPU.cpp irjit: Cleanup some invalid op handling. 2018-01-01 08:38:11 -08:00
IRCompLoadStore.cpp irjit: Fix swr typo. 2018-01-03 08:14:25 -08:00
IRCompVFPU.cpp irjit: Cleanup some invalid op handling. 2018-01-01 08:38:11 -08:00
IRFrontend.cpp irjit: Properly account for delay slots in size. 2018-01-01 22:54:40 -08:00
IRFrontend.h irjit: Add options for compile/optimize steps. 2018-01-01 08:38:12 -08:00
IRInst.cpp irjit: Add extra temps to make lwl/swl/etc. easier. 2018-01-01 08:38:11 -08:00
IRInst.h IR Interpreter: Add a comment, minor cleanup, minor SSE stuff. 2018-01-03 16:31:55 +01:00
IRInterpreter.cpp IR Interpreter: Add a comment, minor cleanup, minor SSE stuff. 2018-01-03 16:31:55 +01:00
IRInterpreter.h jit-ir: Implement bit reverse instruction. 2016-05-14 18:21:42 -07:00
IRJit.cpp irjit: Add options for compile/optimize steps. 2018-01-01 08:38:12 -08:00
IRJit.h irjit: Speed up icache block invalidation. 2017-12-31 10:37:09 -08:00
IRPassSimplify.cpp irjit: Add options for compile/optimize steps. 2018-01-01 08:38:12 -08:00
IRPassSimplify.h irjit: Add options for compile/optimize steps. 2018-01-01 08:38:12 -08:00
IRRegCache.cpp jit-ir: Less instructions cause flushing in constant propagation. 2016-05-08 23:25:08 +02:00
IRRegCache.h jit-ir: Less instructions cause flushing in constant propagation. 2016-05-08 23:25:08 +02:00