mirror of
https://github.com/FEX-Emu/FEX.git
synced 2025-02-23 16:23:10 +00:00
JITArm64: Fixes bug in rpres scalar operations
Noticed this during code investigation, these two operations were swapped. Would have caused issues if anything supported RPRES today.
This commit is contained in:
parent
2e694412f4
commit
d5beba9423
@ -384,7 +384,7 @@ DEF_OP(VFRSqrtScalarInsert) {
|
||||
|
||||
auto ScalarEmitRPRES = [this, SubRegSize](ARMEmitter::VRegister Dst, std::variant<ARMEmitter::VRegister, ARMEmitter::Register> SrcVar) {
|
||||
auto Src = *std::get_if<ARMEmitter::VRegister>(&SrcVar);
|
||||
frecpe(SubRegSize.Scalar, Dst.S(), Src.S());
|
||||
frsqrte(SubRegSize.Scalar, Dst.S(), Src.S());
|
||||
};
|
||||
|
||||
std::array<ScalarUnaryOpCaller, 2> Handlers = {
|
||||
@ -421,7 +421,7 @@ DEF_OP(VFRecpScalarInsert) {
|
||||
|
||||
auto ScalarEmitRPRES = [this, SubRegSize](ARMEmitter::VRegister Dst, std::variant<ARMEmitter::VRegister, ARMEmitter::Register> SrcVar) {
|
||||
auto Src = *std::get_if<ARMEmitter::VRegister>(&SrcVar);
|
||||
frsqrte(SubRegSize.Scalar, Dst, Src);
|
||||
frecpe(SubRegSize.Scalar, Dst, Src);
|
||||
};
|
||||
|
||||
std::array<ScalarUnaryOpCaller, 2> Handlers = {
|
||||
|
Loading…
x
Reference in New Issue
Block a user