Thomas Gleixner 0312af8416 perf_counter, x86: Implement generalized cache event types, add Core2 support
Fill in core2_hw_cache_event_id[] with the Core2 model specific events.

The events can be used in all the tools via the -e (--event) parameter,
for example "-e l1-misses" or -"-e l2-accesses" or "-e l2-write-misses".

Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
Cc: Mike Galbraith <efault@gmx.de>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
LKML-Reference: <new-submission>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2009-06-08 11:18:26 +02:00
..
2009-04-05 02:14:15 -04:00
2009-03-15 07:03:15 +01:00
2009-02-10 13:13:23 +01:00
2009-02-23 00:08:11 +01:00
2009-03-21 16:57:04 +05:30
2009-02-09 12:16:05 +01:00
2009-03-21 16:55:45 +05:30
2009-02-23 00:08:11 +01:00
2009-03-18 13:51:17 +01:00
2009-03-18 13:51:17 +01:00
2009-01-12 11:22:50 +01:00
2009-01-20 17:14:28 +01:00
2009-04-02 19:04:51 -07:00
2009-04-02 19:04:51 -07:00
2009-03-21 16:56:37 +05:30
2009-02-17 17:52:44 +01:00
2009-01-31 04:21:18 +01:00
2009-02-23 00:08:11 +01:00
2009-03-21 16:55:24 +05:30
2009-02-17 17:52:44 +01:00