Dmitry Eremin-Solenikov 83508093f4 ARM: 8278/1: sa1100: split irq handling for low GPIOs ... Low GPIO pins use an interrupt in SC interrupts space. However it's possible to handle them as if all the GPIO interrupts are instead tied to single GPIO handler, which later decodes GEDR register and chain-calls next IRQ handler. So split first 11 interrupts into system part (IRQ_GPIO0_SC - IRQ_GPIO10_SC) which work exactly like the rest of system controller interrupts and real GPIO interrupts (IRQ_GPIO0..IRQ_GPIO10). A single handler sa1100_gpio_handler then decodes and calls next handler. Signed-off-by: Dmitry Eremin-Solenikov <dbaryshkov@gmail.com> Tested-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>		2015-01-29 15:24:46 +00:00
..
assabet.h	ARM: sa11x0: assabet: better reset handling	2013-12-12 22:59:15 +00:00
badge4.h
bitfield.h
cerf.h
collie.h	Merge branches 'amba', 'fixes', 'misc', 'mmci', 'unstable/omap-dma' and 'unstable/sa11x0' into for-next	2014-04-04 00:33:32 +01:00
generic.h
h3xxx.h	ARM: 7903/1: sa1100: h3xxx: drop hand-coded gpio_request_array analogue	2014-02-12 10:36:04 +00:00
hardware.h
irqs.h	ARM: 8278/1: sa1100: split irq handling for low GPIOs	2015-01-29 15:24:46 +00:00
jornada720.h
memory.h	ARM: 8113/1: remove remaining definitions of PLAT_PHYS_OFFSET from <mach/memory.h>	2014-07-29 23:08:52 +01:00
mtd-xip.h
nanoengine.h
neponset.h
reset.h
SA-1100.h
SA-1101.h
shannon.h
simpad.h
uncompress.h