Chen-Yu Tsai aed26fcafe mmc: sunxi: Enable eMMC HS-DDR (MMC_CAP_1_8V_DDR) support
Now that clock delay settings for 8 bit DDR are correct, and vqmmc
support is available, we can enable MMC_CAP_1_8V_DDR support. This
enables MMC HS-DDR at up to 52 MHz, even if signal voltage switching
is not available.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Reviewed-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2016-02-29 11:02:58 +01:00
..
2016-02-27 12:33:42 -08:00
2016-02-10 11:35:55 -05:00
2016-02-01 12:27:18 -08:00
2016-01-01 18:31:34 +01:00
2016-01-20 17:30:20 -08:00
2016-01-13 10:23:36 -08:00
2016-02-16 08:04:06 -08:00
2016-01-12 12:17:28 +01:00
2016-01-20 18:42:30 -08:00
2016-02-23 17:17:20 -08:00
2016-02-12 08:10:31 -07:00
2016-02-17 11:50:53 -08:00
2016-01-22 18:04:28 -05:00
2016-01-20 17:09:18 -08:00
2016-01-03 16:32:59 -08:00
2016-02-27 12:33:42 -08:00
2016-01-12 01:12:40 +01:00
2016-01-20 17:09:18 -08:00
2016-01-15 12:14:47 -08:00
2016-01-18 12:10:45 -08:00
2016-02-17 09:24:07 +01:00
2016-02-18 16:24:48 -08:00
2016-02-24 09:04:21 -08:00
2016-02-22 13:57:01 -08:00