Daniel Mack fd23fb9f6b ALSA: ASoC: cs4271: add optional soft reset workaround
The CS4271 requires its LRCLK and MCLK to be stable before its RESET
line is de-asserted. That also means that clocks cannot be changed
without putting the chip back into hardware reset, which also requires
a complete re-initialization of all registers.

One (undocumented) workaround is to assert and de-assert the PDN bit
in the MODE2 register.

This patch adds a new flag to both the DT bindings as well as to the
platform data to enable that workaround.

Signed-off-by: Daniel Mack <zonque@gmail.com>
Acked-by: Alexander Sverdlin <subaparts@yandex.ru>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
2012-12-24 15:53:28 +00:00
..
2012-10-09 07:07:14 +09:00
2012-10-09 07:07:14 +09:00
2011-08-17 00:53:54 +09:00
2011-05-19 14:10:45 -07:00
2012-04-30 23:36:20 +01:00
2012-09-28 14:21:54 +01:00
2009-02-05 09:17:50 +01:00
2012-01-03 22:54:56 -05:00
2008-11-17 11:45:39 +00:00
2010-10-18 16:46:27 -07:00
2011-02-14 17:10:11 +01:00
2012-12-15 23:45:09 +09:00
2012-04-26 17:48:42 +01:00
2012-12-15 23:45:09 +09:00
2010-02-12 10:31:06 +00:00
2012-01-26 16:07:55 +00:00
2011-09-20 16:02:16 +01:00
2009-12-18 13:06:47 +00:00
2011-08-08 14:30:37 +09:00
2010-04-30 16:12:44 +01:00