RPCS3/archived-llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-01-31 01:25:19 +01:00
Code Issues Packages Projects Releases Wiki Activity
181,264 Commits 39 Branches 10 Tags
ddc7452fdd84ab0da6aff2ca1a960c94dece1cae
Commit Graph

4 Commits

Author SHA1 Message Date
Simon Pilgrim
b85628fbc5 [SystemZ] Remove icmp undef 
Prep-work for PR40800 (Add UNDEF handling to SelectionDAG::FoldSetCC)

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@356138 91177308-0d34-0410-b5e6-96231b3b80d8
 2019-03-14 11:56:41 +00:00
Simon Pilgrim
1fe1ffe00e [TargetLowering] Add ISD::OR + ISD::XOR handling to SimplifyDemandedVectorElts 
Differential Revision: https://reviews.llvm.org/D55600

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@349264 91177308-0d34-0410-b5e6-96231b3b80d8
 2018-12-15 11:36:36 +00:00
Simon Pilgrim
cc069de614 Regenerate knownbits test. NFCI. 
A future SimplifyDemandedBits patch will affect this code and I want to ensure the codegen diff is obvious.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@348925 91177308-0d34-0410-b5e6-96231b3b80d8
 2018-12-12 13:21:03 +00:00
Jonas Paulsson
42bc90e172 [SystemZ] computeKnownBitsForTargetNode() / ComputeNumSignBitsForTargetNode() 
Improve/implement these methods to improve DAG combining. This mainly
concerns intrinsics.

Some constant operands to SystemZISD nodes have been marked Opaque to avoid
transforming back and forth between generic and target nodes infinitely.

Review: Ulrich Weigand

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@327765 91177308-0d34-0410-b5e6-96231b3b80d8
 2018-03-17 08:32:12 +00:00