mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
02b0ff16a7
To help show the diffs from an upcoming SimplifyDemandedBits patch. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@367216 91177308-0d34-0410-b5e6-96231b3b80d8
142 lines
4.7 KiB
LLVM
142 lines
4.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=s390x-linux-gnu -mcpu=z13 < %s | FileCheck %s
|
|
|
|
; Store a <4 x i31> vector.
|
|
define void @fun0(<4 x i31> %src, <4 x i31>* %p)
|
|
; CHECK-LABEL: fun0:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: vlgvf %r1, %v24, 0
|
|
; CHECK-NEXT: vlgvf %r0, %v24, 1
|
|
; CHECK-NEXT: sllg %r1, %r1, 29
|
|
; CHECK-NEXT: rosbg %r1, %r0, 35, 63, 62
|
|
; CHECK-NEXT: nihh %r1, 4095
|
|
; CHECK-NEXT: stg %r1, 0(%r2)
|
|
; CHECK-NEXT: vlgvf %r1, %v24, 2
|
|
; CHECK-NEXT: risbgn %r0, %r0, 0, 129, 62
|
|
; CHECK-NEXT: rosbg %r0, %r1, 2, 32, 31
|
|
; CHECK-NEXT: vlgvf %r1, %v24, 3
|
|
; CHECK-NEXT: rosbg %r0, %r1, 33, 63, 0
|
|
; CHECK-NEXT: stg %r0, 8(%r2)
|
|
; CHECK-NEXT: br %r14
|
|
{
|
|
store <4 x i31> %src, <4 x i31>* %p
|
|
ret void
|
|
}
|
|
|
|
; Store a <16 x i1> vector.
|
|
define i16 @fun1(<16 x i1> %src)
|
|
; CHECK-LABEL: fun1:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: aghi %r15, -168
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 328
|
|
; CHECK-NEXT: vlgvb %r0, %v24, 0
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 1
|
|
; CHECK-NEXT: risblg %r0, %r0, 16, 144, 15
|
|
; CHECK-NEXT: rosbg %r0, %r1, 49, 49, 14
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 2
|
|
; CHECK-NEXT: rosbg %r0, %r1, 50, 50, 13
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 3
|
|
; CHECK-NEXT: rosbg %r0, %r1, 51, 51, 12
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 4
|
|
; CHECK-NEXT: rosbg %r0, %r1, 52, 52, 11
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 5
|
|
; CHECK-NEXT: rosbg %r0, %r1, 53, 53, 10
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 6
|
|
; CHECK-NEXT: rosbg %r0, %r1, 54, 54, 9
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 7
|
|
; CHECK-NEXT: rosbg %r0, %r1, 55, 55, 8
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 8
|
|
; CHECK-NEXT: rosbg %r0, %r1, 56, 56, 7
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 9
|
|
; CHECK-NEXT: rosbg %r0, %r1, 57, 57, 6
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 10
|
|
; CHECK-NEXT: rosbg %r0, %r1, 58, 58, 5
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 11
|
|
; CHECK-NEXT: rosbg %r0, %r1, 59, 59, 4
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 12
|
|
; CHECK-NEXT: rosbg %r0, %r1, 60, 60, 3
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 13
|
|
; CHECK-NEXT: rosbg %r0, %r1, 61, 61, 2
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 14
|
|
; CHECK-NEXT: rosbg %r0, %r1, 62, 62, 1
|
|
; CHECK-NEXT: vlgvb %r1, %v24, 15
|
|
; CHECK-NEXT: rosbg %r0, %r1, 63, 63, 0
|
|
; CHECK-NEXT: llhr %r2, %r0
|
|
; CHECK-NEXT: aghi %r15, 168
|
|
; CHECK-NEXT: br %r14
|
|
{
|
|
%res = bitcast <16 x i1> %src to i16
|
|
ret i16 %res
|
|
}
|
|
|
|
; Truncate a <8 x i32> vector to <8 x i31> and store it (test splitting).
|
|
define void @fun2(<8 x i32> %src, <8 x i31>* %p)
|
|
; CHECK-LABEL: fun2:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: stmg %r14, %r15, 112(%r15)
|
|
; CHECK-NEXT: .cfi_offset %r14, -48
|
|
; CHECK-NEXT: .cfi_offset %r15, -40
|
|
; CHECK-NEXT: vlgvf %r0, %v26, 3
|
|
; CHECK-NEXT: vlgvf %r4, %v24, 1
|
|
; CHECK-NEXT: vlgvf %r3, %v24, 2
|
|
; CHECK-NEXT: srlk %r1, %r0, 8
|
|
; CHECK-NEXT: vlgvf %r5, %v24, 0
|
|
; CHECK-NEXT: sth %r1, 28(%r2)
|
|
; CHECK-NEXT: risbgn %r1, %r4, 0, 133, 58
|
|
; CHECK-NEXT: sllg %r5, %r5, 25
|
|
; CHECK-NEXT: stc %r0, 30(%r2)
|
|
; CHECK-NEXT: rosbg %r1, %r3, 6, 36, 27
|
|
; CHECK-NEXT: vlgvf %r3, %v24, 3
|
|
; CHECK-NEXT: rosbg %r5, %r4, 39, 63, 58
|
|
; CHECK-NEXT: sllg %r4, %r5, 8
|
|
; CHECK-NEXT: rosbg %r1, %r3, 37, 63, 60
|
|
; CHECK-NEXT: vlgvf %r5, %v26, 1
|
|
; CHECK-NEXT: rosbg %r4, %r1, 56, 63, 8
|
|
; CHECK-NEXT: stg %r4, 0(%r2)
|
|
; CHECK-NEXT: vlgvf %r4, %v26, 2
|
|
; CHECK-NEXT: risbgn %r14, %r5, 0, 129, 62
|
|
; CHECK-NEXT: risbgn %r3, %r3, 0, 131, 60
|
|
; CHECK-NEXT: rosbg %r14, %r4, 2, 32, 31
|
|
; CHECK-NEXT: rosbg %r14, %r0, 33, 63, 0
|
|
; CHECK-NEXT: srlg %r0, %r14, 24
|
|
; CHECK-NEXT: st %r0, 24(%r2)
|
|
; CHECK-NEXT: vlgvf %r0, %v26, 0
|
|
; CHECK-NEXT: rosbg %r3, %r0, 4, 34, 29
|
|
; CHECK-NEXT: sllg %r0, %r1, 8
|
|
; CHECK-NEXT: rosbg %r3, %r5, 35, 63, 62
|
|
; CHECK-NEXT: rosbg %r0, %r3, 56, 63, 8
|
|
; CHECK-NEXT: stg %r0, 8(%r2)
|
|
; CHECK-NEXT: sllg %r0, %r3, 8
|
|
; CHECK-NEXT: rosbg %r0, %r14, 56, 63, 8
|
|
; CHECK-NEXT: stg %r0, 16(%r2)
|
|
; CHECK-NEXT: lmg %r14, %r15, 112(%r15)
|
|
; CHECK-NEXT: br %r14
|
|
{
|
|
%tmp = trunc <8 x i32> %src to <8 x i31>
|
|
store <8 x i31> %tmp, <8 x i31>* %p
|
|
ret void
|
|
}
|
|
|
|
; Load and store a <3 x i31> vector (test widening).
|
|
define void @fun3(<3 x i31>* %src, <3 x i31>* %p)
|
|
; CHECK-LABEL: fun3:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: llgf %r0, 3(%r2)
|
|
; CHECK-NEXT: llgf %r1, 6(%r2)
|
|
; CHECK-NEXT: llgf %r2, 0(%r2)
|
|
; CHECK-NEXT: rosbg %r1, %r0, 0, 32, 31
|
|
; CHECK-NEXT: sllg %r4, %r2, 62
|
|
; CHECK-NEXT: rosbg %r4, %r0, 0, 32, 31
|
|
; CHECK-NEXT: srlg %r0, %r4, 32
|
|
; CHECK-NEXT: st %r1, 8(%r3)
|
|
; CHECK-NEXT: sllg %r1, %r2, 30
|
|
; CHECK-NEXT: lr %r1, %r0
|
|
; CHECK-NEXT: nihh %r1, 8191
|
|
; CHECK-NEXT: stg %r1, 0(%r3)
|
|
; CHECK-NEXT: br %r14
|
|
{
|
|
%tmp = load <3 x i31>, <3 x i31>* %src
|
|
store <3 x i31> %tmp, <3 x i31>* %p
|
|
ret void
|
|
}
|