mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
20f8334c2a
On AMDGPU SGPR spills are really spilled to another register. The spiller creates the spills to new frame index objects, which is used as a placeholder. This will eventually be replaced with a reference to a position in a VGPR to write to and the frame index deleted. It is most likely not a real stack location that can be shared with another stack object. This is a problem when StackSlotColoring decides it should combine a frame index used for a normal VGPR spill with a real stack location and a frame index used for an SGPR. Add an ID field so that StackSlotColoring has a way of knowing the different frame index types are incompatible. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@308673 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
822 B
YAML
35 lines
822 B
YAML
# RUN: llc -march=x86 -run-pass none -o - %s | FileCheck %s
|
|
# This test ensures that the MIR parser parses fixed stack objects correctly.
|
|
|
|
--- |
|
|
|
|
define i32 @test(i32 %a) #0 {
|
|
entry:
|
|
%b = alloca i32
|
|
store i32 %a, i32* %b
|
|
%c = load i32, i32* %b
|
|
ret i32 %c
|
|
}
|
|
|
|
attributes #0 = { "no-frame-pointer-elim"="false" }
|
|
|
|
...
|
|
---
|
|
name: test
|
|
frameInfo:
|
|
stackSize: 4
|
|
maxAlignment: 4
|
|
# CHECK: fixedStack:
|
|
# CHECK-NEXT: - { id: 0, type: default, offset: 0, size: 4, alignment: 4, stack-id: 0
|
|
# CHECK-NEXT: isImmutable: true,
|
|
fixedStack:
|
|
- { id: 0, offset: 0, size: 4, alignment: 4, isImmutable: true, isAliased: false }
|
|
stack:
|
|
- { id: 0, offset: -8, size: 4, alignment: 4 }
|
|
body: |
|
|
bb.0.entry:
|
|
%eax = MOV32rm %esp, 1, _, 8, _
|
|
MOV32mr %esp, 1, _, 0, _, %eax
|
|
RETL %eax
|
|
...
|