mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
8677133ebc
This adds a new instrinsic to support the rdpid instruction. The implementation is a bit weird because the intrinsic is defined as always returning 32-bits, but the assembler support thinks the instruction produces a 64-bit register in 64-bit mode. But really it zeros the upper 32 bits. So I had to add separate patterns where 64-bit mode uses an extract_subreg. Differential Revision: https://reviews.llvm.org/D42205 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@322910 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
680 B
LLVM
22 lines
680 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-- -mattr=rdpid | FileCheck %s --check-prefix=CHECK --check-prefix=X86-64
|
|
; RUN: llc < %s -mtriple=i686-- -mattr=rdpid | FileCheck %s --check-prefix=CHECK --check-prefix=X86
|
|
|
|
define i32 @test_builtin_rdpid() {
|
|
; X86-64-LABEL: test_builtin_rdpid:
|
|
; X86-64: # %bb.0:
|
|
; X86-64-NEXT: rdpid %rax
|
|
; X86-64-NEXT: # kill: def %eax killed %eax killed %rax
|
|
; X86-64-NEXT: retq
|
|
;
|
|
; X86-LABEL: test_builtin_rdpid:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: rdpid %eax
|
|
; X86-NEXT: retl
|
|
%1 = tail call i32 @llvm.x86.rdpid()
|
|
ret i32 %1
|
|
}
|
|
|
|
declare i32 @llvm.x86.rdpid()
|
|
|