llvm-mirror/test/CodeGen/X86/vec_set-9.ll

; RUN: llvm-as < %s | llc -march=x86-64 | grep movd | count 1
; RUN: llvm-as < %s | llc -march=x86-64 | grep {movlhps.*%xmm0, %xmm0}

define <2 x i64> @test3(i64 %A) nounwind {
entry:
	%B = insertelement <2 x i64> undef, i64 %A, i32 1
	ret <2 x i64> %B
}
Teach SD some vector identities, allowing us to compile vec_set-9 into: _test3: movd %rdi, %xmm1 #IMPLICIT_DEF %xmm0 punpcklqdq %xmm1, %xmm0 ret instead of: _test3: #IMPLICIT_DEF %rax movd %rax, %xmm0 movd %rdi, %xmm1 punpcklqdq %xmm1, %xmm0 ret This is still not ideal. There is no reason to two xmm regs. llvm-svn: 48058 2008-03-08 23:43:36 +00:00			`; RUN: llvm-as < %s \| llc -march=x86-64 \| grep movd \| count 1`
Prefer movlhps over punpcklqdq, etc. in more cases. llvm-svn: 56627 2008-09-25 23:35:16 +00:00			`; RUN: llvm-as < %s \| llc -march=x86-64 \| grep {movlhps.*%xmm0, %xmm0}`
Teach SD some vector identities, allowing us to compile vec_set-9 into: _test3: movd %rdi, %xmm1 #IMPLICIT_DEF %xmm0 punpcklqdq %xmm1, %xmm0 ret instead of: _test3: #IMPLICIT_DEF %rax movd %rax, %xmm0 movd %rdi, %xmm1 punpcklqdq %xmm1, %xmm0 ret This is still not ideal. There is no reason to two xmm regs. llvm-svn: 48058 2008-03-08 23:43:36 +00:00
Add nounwind. llvm-svn: 50837 2008-05-07 22:59:08 +00:00			`define <2 x i64> @test3(i64 %A) nounwind {`
Teach SD some vector identities, allowing us to compile vec_set-9 into: _test3: movd %rdi, %xmm1 #IMPLICIT_DEF %xmm0 punpcklqdq %xmm1, %xmm0 ret instead of: _test3: #IMPLICIT_DEF %rax movd %rax, %xmm0 movd %rdi, %xmm1 punpcklqdq %xmm1, %xmm0 ret This is still not ideal. There is no reason to two xmm regs. llvm-svn: 48058 2008-03-08 23:43:36 +00:00			`entry:`
			`%B = insertelement <2 x i64> undef, i64 %A, i32 1`
			`ret <2 x i64> %B`
			`}`