2006-12-02 04:23:10 +00:00
|
|
|
; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -mattr=+sse2
|
2006-05-17 20:20:04 +00:00
|
|
|
|
|
|
|
|
<4 x float> %opRSQ(<4 x float> %a) {
|
|
|
|
|
entry:
|
|
|
|
|
%tmp2 = extractelement <4 x float> %a, uint 3
|
|
|
|
|
%abscond = setge float %tmp2, -0.000000e+00
|
|
|
|
|
%abs = select bool %abscond, float %tmp2, float 0.000000e+00
|
|
|
|
|
%tmp3 = tail call float %llvm.sqrt.f32( float %abs )
|
|
|
|
|
%tmp4 = div float 1.000000e+00, %tmp3
|
|
|
|
|
%tmp11 = insertelement <4 x float> zeroinitializer, float %tmp4, uint 3
|
|
|
|
|
ret <4 x float> %tmp11
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare float %llvm.sqrt.f32(float)
|
