mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-25 21:16:19 +00:00
X86 call instructions can take variable number of operands. Parameters of
vector types are passed via XMM registers. llvm-svn: 28789
This commit is contained in:
parent
434153a2b4
commit
0e2235b803
@ -438,11 +438,12 @@ let isCall = 1, noResults = 1 in
|
||||
// All calls clobber the non-callee saved registers...
|
||||
let Defs = [EAX, ECX, EDX, FP0, FP1, FP2, FP3, FP4, FP5, FP6, ST0,
|
||||
XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7] in {
|
||||
def CALLpcrel32 : I<0xE8, RawFrm, (ops i32imm:$dst), "call ${dst:call}",
|
||||
[]>;
|
||||
def CALL32r : I<0xFF, MRM2r, (ops GR32:$dst), "call {*}$dst",
|
||||
[(X86call GR32:$dst)]>;
|
||||
def CALL32m : I<0xFF, MRM2m, (ops i32mem:$dst), "call {*}$dst", []>;
|
||||
def CALLpcrel32 : I<0xE8, RawFrm, (ops i32imm:$dst, variable_ops),
|
||||
"call ${dst:call}", []>;
|
||||
def CALL32r : I<0xFF, MRM2r, (ops GR32:$dst, variable_ops),
|
||||
"call {*}$dst", [(X86call GR32:$dst)]>;
|
||||
def CALL32m : I<0xFF, MRM2m, (ops i32mem:$dst, variable_ops),
|
||||
"call {*}$dst", []>;
|
||||
}
|
||||
|
||||
// Tail call stuff.
|
||||
|
Loading…
Reference in New Issue
Block a user