RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-25 13:27:52 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[llvm-exegesis] Temporarily disable a few tests.

Browse Source 
These are failing on clang-ppc64le-linux-lnt, though the subdirectory is
not even supposed to be built in CMakeLists. Disable the tests until we
understand what's going on.

llvm-svn: 329200
This commit is contained in:
Clement Courbet 2018-04-04 14:32:09 +00:00
parent 0424a0ef6b
commit 1163d60055
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
unittests/tools/llvm-exegesis/InMemoryAssemblerTest.cpp
View File

@ -59,7 +59,7 @@ private:
const std::string CpuName;
};
TEST_F(MachineFunctionGeneratorTest, JitFunction) {
TEST_F(MachineFunctionGeneratorTest, DISABLED_JitFunction) {
JitFunctionContext Context(createTargetMachine());
JitFunction Function(std::move(Context), {});
ASSERT_THAT(Function.getFunctionBytes().str(), ElementsAre(0xc3));
@ -68,7 +68,7 @@ TEST_F(MachineFunctionGeneratorTest, JitFunction) {
// Function();
}
TEST_F(MachineFunctionGeneratorTest, JitFunctionXOR32rr) {
TEST_F(MachineFunctionGeneratorTest, DISABLED_JitFunctionXOR32rr) {
JitFunctionContext Context(createTargetMachine());
JitFunction Function(
std::move(Context),
@ -77,7 +77,7 @@ TEST_F(MachineFunctionGeneratorTest, JitFunctionXOR32rr) {
// Function();
}
TEST_F(MachineFunctionGeneratorTest, JitFunctionMOV64ri) {
TEST_F(MachineFunctionGeneratorTest, DISABLED_JitFunctionMOV64ri) {
JitFunctionContext Context(createTargetMachine());
JitFunction Function(std::move(Context),
{MCInstBuilder(MOV64ri32).addReg(RAX).addImm(42)});
@ -86,7 +86,7 @@ TEST_F(MachineFunctionGeneratorTest, JitFunctionMOV64ri) {
// Function();
}
TEST_F(MachineFunctionGeneratorTest, JitFunctionMOV32ri) {
TEST_F(MachineFunctionGeneratorTest, DISABLED_JitFunctionMOV32ri) {
JitFunctionContext Context(createTargetMachine());
JitFunction Function(std::move(Context),
{MCInstBuilder(MOV32ri).addReg(EAX).addImm(42)});

6
unittests/tools/llvm-exegesis/InstructionSnippetGeneratorTest.cpp
View File

@ -85,7 +85,7 @@ MATCHER_P2(EqVarAssignement, VariableIndexMatcher, AssignedRegisterMatcher,
size_t returnIndexZero(const size_t UpperBound) { return 0; }
TEST_F(MCInstrDescViewTest, XOR64rr) {
TEST_F(MCInstrDescViewTest, DISABLED_XOR64rr) {
const llvm::MCInstrDesc &InstrDesc = InstrInfo->get(llvm::X86::XOR64rr);
const auto Vars =
getVariables(*RegInfo, InstrDesc, llvm::BitVector(RegInfo->getNumRegs()));
@ -145,7 +145,7 @@ TEST_F(MCInstrDescViewTest, XOR64rr) {
EXPECT_THAT(Inst.getOperand(2), llvm::MCOperand::createReg(RAX));
}
TEST_F(MCInstrDescViewTest, AAA) {
TEST_F(MCInstrDescViewTest, DISABLED_AAA) {
const llvm::MCInstrDesc &InstrDesc = InstrInfo->get(llvm::X86::AAA);
const auto Vars =
getVariables(*RegInfo, InstrDesc, llvm::BitVector(RegInfo->getNumRegs()));
@ -191,7 +191,7 @@ TEST_F(MCInstrDescViewTest, AAA) {
EXPECT_THAT(Inst.getNumOperands(), 0) << "All operands are implicit";
}
TEST_F(MCInstrDescViewTest, ReservedRegisters) {
TEST_F(MCInstrDescViewTest, DISABLED_ReservedRegisters) {
llvm::BitVector ReservedRegisters(RegInfo->getNumRegs());
const llvm::MCInstrDesc &InstrDesc = InstrInfo->get(llvm::X86::XOR64rr);