RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-27 14:07:32 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix computation of # operands, add a temporary hack for CopyToReg

Browse Source 
llvm-svn: 22896
This commit is contained in:
Chris Lattner 2005-08-19 01:01:34 +00:00
parent 7ab998463c
commit 1207209677
1 changed files with 17 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
View File

@ -73,11 +73,16 @@ unsigned SimpleSched::Emit(SDOperand Op) {
// Target nodes have any register or immediate operands before any chain
// nodes. Check that the DAG matches the TD files's expectation of #
// operands.
assert((unsigned(II.numOperands) == Op.getNumOperands() ||
// It could be some number of operands followed by a token chain.
(unsigned(II.numOperands)+1 == Op.getNumOperands() &&
Op.getOperand(II.numOperands).getValueType() == MVT::Other)) &&
#ifndef _NDEBUG
unsigned Operands = Op.getNumOperands();
if (Operands && Op.getOperand(Operands-1).getValueType() == MVT::Other)
--Operands;
unsigned Results = Op.Val->getNumValues();
if (Results && Op.getOperand(Results-1).getValueType() == MVT::Other)
--Results;
assert(unsigned(II.numOperands) == Operands+Results &&
"#operands for dag node doesn't match .td file!");
#endif
// Create the new machine instruction.
MachineInstr *MI = new MachineInstr(Opc, II.numOperands, true, true);
@ -107,9 +112,15 @@ unsigned SimpleSched::Emit(SDOperand Op) {
BB->insert(BB->end(), MI);
} else {
switch (Op.getOpcode()) {
default: assert(0 &&
"This target-independent node should have been selected!");
default:
Op.Val->dump();
assert(0 && "This target-independent node should have been selected!");
case ISD::EntryToken: break;
case ISD::CopyToReg: {
unsigned Val = Emit(Op.getOperand(2));
// FIXME: DO THE COPY NOW.
break;
}
}
}