RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-03 19:02:35 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Remove the TargetMachine from DFAPacketizer since it was only

Browse Source 
being used to grab subtarget specific things that we can grab
from the MachineFunction anyhow.

llvm-svn: 219650
This commit is contained in:
Eric Christopher 2014-10-14 01:03:16 +00:00
parent 446da99897
commit 15c10d51e5
3 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
include/llvm/CodeGen/DFAPacketizer.h
View File

@ -91,7 +91,6 @@ public:
// API call is made to prune the dependence.
class VLIWPacketizerList {
protected:
const TargetMachine &TM;
const MachineFunction &MF;
const TargetInstrInfo *TII;

4
lib/CodeGen/DFAPacketizer.cpp
View File

@ -126,8 +126,8 @@ void DefaultVLIWScheduler::schedule() {
// VLIWPacketizerList Ctor
VLIWPacketizerList::VLIWPacketizerList(MachineFunction &MF,
MachineLoopInfo &MLI, bool IsPostRA)
: TM(MF.getTarget()), MF(MF) {
TII = TM.getSubtargetImpl()->getInstrInfo();
: MF(MF) {
TII = MF.getSubtarget().getInstrInfo();
ResourceTracker = TII->CreateTargetScheduleState(MF.getSubtarget());
VLIWScheduler = new DefaultVLIWScheduler(MF, MLI, IsPostRA);
}

8
lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
View File

@ -323,7 +323,7 @@ bool HexagonPacketizerList::IsCallDependent(MachineInstr* MI,
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
const HexagonRegisterInfo *QRI =
(const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
(const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
// Check for lr dependence
if (DepReg == QRI->getRARegister()) {
@ -548,7 +548,7 @@ bool HexagonPacketizerList::CanPromoteToNewValueStore(
return false;
const HexagonRegisterInfo *QRI =
(const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
(const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
const MCInstrDesc& MCID = PacketMI->getDesc();
// first operand is always the result
@ -722,7 +722,7 @@ bool HexagonPacketizerList::CanPromoteToNewValue(
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
const HexagonRegisterInfo *QRI =
(const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
(const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
if (!QRI->Subtarget.hasV4TOps() ||
!QII->mayBeNewStore(MI))
return false;
@ -1004,7 +1004,7 @@ bool HexagonPacketizerList::isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ) {
const unsigned FrameSize = MF.getFrameInfo()->getStackSize();
const HexagonRegisterInfo *QRI =
(const HexagonRegisterInfo *)TM.getSubtargetImpl()->getRegisterInfo();
(const HexagonRegisterInfo *)MF.getSubtarget().getRegisterInfo();
const HexagonInstrInfo *QII = (const HexagonInstrInfo *) TII;
// Inline asm cannot go in the packet.