RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-10 05:41:40 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

rearrange things a bit so that instructions can use subtarget features in the

Browse Source 
future.

llvm-svn: 23902
This commit is contained in:
Chris Lattner 2005-10-23 22:08:13 +00:00
parent 993d43c967
commit 1e815394b4
1 changed files with 9 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/PowerPC/PPC.td
View File

@ -15,16 +15,6 @@
//
include "../Target.td"
//===----------------------------------------------------------------------===//
// Register File Description
//===----------------------------------------------------------------------===//
include "PPCRegisterInfo.td"
include "PPCSchedule.td"
include "PPCInstrInfo.td"
//===----------------------------------------------------------------------===//
// PowerPC Subtarget features.
//
@ -41,7 +31,15 @@ def FeatureFSqrt : SubtargetFeature<"fsqrt",
"Enable the fsqrt instruction">;
//===----------------------------------------------------------------------===//
// PowerPC chips sets supported.
// Register File Description
//===----------------------------------------------------------------------===//
include "PPCRegisterInfo.td"
include "PPCSchedule.td"
include "PPCInstrInfo.td"
//===----------------------------------------------------------------------===//
// PowerPC processors supported.
//
def : Processor<"generic", G3Itineraries, []>;