RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-10 13:51:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM assembly parsing and encoding tests for TST instruction.

Browse Source 
llvm-svn: 136260
This commit is contained in:
Jim Grosbach 2011-07-27 20:38:58 +00:00
parent e74be6ad39
commit 1f818d0f25
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
test/MC/ARM/basic-arm-instructions.s
View File

@ -1948,3 +1948,31 @@ _func:
@ CHECK: teq r6, r7, asr r9 @ encoding: [0x57,0x09,0x36,0xe1]
@ CHECK: teq r6, r7, ror r9 @ encoding: [0x77,0x09,0x36,0xe1]
@------------------------------------------------------------------------------
@ TST
@------------------------------------------------------------------------------
tst r5, #0xf000
tst r4, r5
tst r4, r5, lsl #5
tst r4, r5, lsr #5
tst r4, r5, lsr #5
tst r4, r5, asr #5
tst r4, r5, ror #5
tst r6, r7, lsl r9
tst r6, r7, lsr r9
tst r6, r7, asr r9
tst r6, r7, ror r9
@ CHECK: tst r5, #61440 @ encoding: [0x0f,0x0a,0x15,0xe3]
@ CHECK: tst r4, r5 @ encoding: [0x05,0x00,0x14,0xe1]
@ CHECK: tst r4, r5, lsl #5 @ encoding: [0x85,0x02,0x14,0xe1]
@ CHECK: tst r4, r5, lsr #5 @ encoding: [0xa5,0x02,0x14,0xe1]
@ CHECK: tst r4, r5, lsr #5 @ encoding: [0xa5,0x02,0x14,0xe1]
@ CHECK: tst r4, r5, asr #5 @ encoding: [0xc5,0x02,0x14,0xe1]
@ CHECK: tst r4, r5, ror #5 @ encoding: [0xe5,0x02,0x14,0xe1]
@ CHECK: tst r6, r7, lsl r9 @ encoding: [0x17,0x09,0x16,0xe1]
@ CHECK: tst r6, r7, lsr r9 @ encoding: [0x37,0x09,0x16,0xe1]
@ CHECK: tst r6, r7, asr r9 @ encoding: [0x57,0x09,0x16,0xe1]
@ CHECK: tst r6, r7, ror r9 @ encoding: [0x77,0x09,0x16,0xe1]