RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-08 20:30:50 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

This field isn't used anymore, use it with HWEncoding instead.

Browse Source 
llvm-svn: 161564
This commit is contained in:
Eric Christopher 2012-08-09 01:39:32 +00:00
parent 69e5c477ee
commit 286507043a
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/ARM/ARMRegisterInfo.td
View File

@ -12,16 +12,16 @@
//===----------------------------------------------------------------------===//
// Registers are identified with 4-bit ID numbers.
class ARMReg<bits<4> num, string n, list<Register> subregs = []> : Register<n> {
field bits<4> Num;
class ARMReg<bits<16> Enc, string n, list<Register> subregs = []> : Register<n> {
let HWEncoding = Enc;
let Namespace = "ARM";
let SubRegs = subregs;
// All bits of ARM registers with sub-registers are covered by sub-registers.
let CoveredBySubRegs = 1;
}
class ARMFReg<bits<6> num, string n> : Register<n> {
field bits<6> Num;
class ARMFReg<bits<16> Enc, string n> : Register<n> {
let HWEncoding = Enc;
let Namespace = "ARM";
}