RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:39:47 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

In LLVM FMA3 operands are dst, src1, src2, src3, however dst is not encoded as it is always src1. This was causing the encoding of the operands to be off by one.

Browse Source 
Patch by Chris Bieneman.

llvm-svn: 188866
This commit is contained in:
Nadav Rotem 2013-08-21 05:03:10 +00:00
parent aa3ca5312e
commit 2962707028
2 changed files with 26 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/X86/X86CodeEmitter.cpp
View File

@ -985,8 +985,14 @@ void Emitter<CodeEmitter>::emitVEXOpcodePrefix(uint64_t TSFlags,
if (X86II::isX86_64ExtendedReg(MI.getOperand(0).getReg()))
VEX_R = 0x0;
if (HasVEX_4V)
VEX_4V = getVEXRegisterEncoding(MI, 1);
if (HasVEX_4V) {
if (HasMemOp4)
VEX_4V = getVEXRegisterEncoding(MI, 1);
else
// FMA3 instructions operands are dst, src1, src2, src3
// dst and src1 are the same and not encoded separately
VEX_4V = getVEXRegisterEncoding(MI, 2);
}
if (X86II::isX86_64ExtendedReg(
MI.getOperand(MemOperand+X86::AddrBaseReg).getReg()))

18
test/ExecutionEngine/fma3-jit.ll Normal file
View File

@ -0,0 +1,18 @@
; RUN: %lli %s | FileCheck %s
; REQUIRES: fma3
; CHECK: 12.000000
@msg_double = internal global [4 x i8] c"%f\0A\00"
declare i32 @printf(i8*, ...)
define i32 @main() {
%fma = tail call double @llvm.fma.f64(double 3.0, double 3.0, double 3.0) nounwind readnone
%ptr1 = getelementptr [4 x i8]* @msg_double, i32 0, i32 0
call i32 (i8*,...)* @printf(i8* %ptr1, double %fma)
ret i32 0
}
declare double @llvm.fma.f64(double, double, double) nounwind readnone