RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-04-12 12:33:17 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix 80 col violation.

Browse Source 
llvm-svn: 40515
This commit is contained in:
Christopher Lamb 2007-07-26 07:03:08 +00:00
parent cb63a77a51
commit 2d47a6faec
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
include/llvm/CodeGen/MachineInstrBuilder.h
View File

@ -37,8 +37,9 @@ public:
/// addReg - Add a new virtual register operand... /// addReg - Add a new virtual register operand...
/// ///
const const
MachineInstrBuilder &addReg(unsigned RegNo, bool isDef = false, bool isImp = false, MachineInstrBuilder &addReg(unsigned RegNo, bool isDef = false,
bool isKill = false, bool isDead = false) const { bool isImp = false, bool isKill = false,
bool isDead = false) const {
MI->addRegOperand(RegNo, isDef, isImp, isKill, isDead); MI->addRegOperand(RegNo, isDef, isImp, isKill, isDead);
return *this; return *this;
} }