RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-02 08:26:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Convert another llc -filetype=obj test.

Browse Source 
llvm-svn: 193548
This commit is contained in:
Rafael Espindola 2013-10-28 22:17:19 +00:00
parent 1530a2a292
commit 328e8ccb08
2 changed files with 44 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
test/CodeGen/PowerPC/tls-ie-obj.ll
View File

@ -1,29 +0,0 @@
; RUN: llc -mcpu=pwr7 -O0 -filetype=obj %s -o - | \
; RUN: llvm-readobj -r | FileCheck %s
; Test correct relocation generation for thread-local storage
; using the initial-exec model and integrated assembly.
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
@a = external thread_local global i32
define signext i32 @main() nounwind {
entry:
%retval = alloca i32, align 4
store i32 0, i32* %retval
%0 = load i32* @a, align 4
ret i32 %0
}
; Verify generation of R_PPC64_GOT_TPREL16_DS and R_PPC64_TLS for
; accessing external variable a.
;
; CHECK: Relocations [
; CHECK: Section (2) .rela.text {
; CHECK: 0x{{[0-9,A-F]+}} R_PPC64_GOT_TPREL16_HA a
; CHECK: 0x{{[0-9,A-F]+}} R_PPC64_GOT_TPREL16_LO_DS a
; CHECK: 0x{{[0-9,A-F]+}} R_PPC64_TLS a
; CHECK: }
; CHECK: ]

44
test/MC/PowerPC/tls-ie-obj.s Normal file
View File

@ -0,0 +1,44 @@
// RUN: llvm-mc -triple=powerpc64-pc-linux -filetype=obj %s -o - | \
// RUN: llvm-readobj -r | FileCheck %s
// Test correct relocation generation for thread-local storage
// using the initial-exec model and integrated assembly.
.file "/home/espindola/llvm/llvm/test/CodeGen/PowerPC/tls-ie-obj.ll"
.text
.globl main
.align 2
.type main,@function
.section .opd,"aw",@progbits
main: # @main
.align 3
.quad .L.main
.quad .TOC.@tocbase
.quad 0
.text
.L.main:
# BB#0: # %entry
li 3, 0
addis 4, 2, a@got@tprel@ha
ld 4, a@got@tprel@l(4)
add 4, 4, a@tls
stw 3, -4(1)
lwz 3, 0(4)
extsw 3, 3
blr
.long 0
.quad 0
.Ltmp0:
.size main, .Ltmp0-.L.main
// Verify generation of R_PPC64_GOT_TPREL16_DS and R_PPC64_TLS for
// accessing external variable a.
//
// CHECK: Relocations [
// CHECK: Section (2) .rela.text {
// CHECK: 0x{{[0-9,A-F]+}} R_PPC64_GOT_TPREL16_HA a
// CHECK: 0x{{[0-9,A-F]+}} R_PPC64_GOT_TPREL16_LO_DS a
// CHECK: 0x{{[0-9,A-F]+}} R_PPC64_TLS a
// CHECK: }
// CHECK: ]