RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-21 03:05:15 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix copy+pastos in comments.

Browse Source 
llvm-svn: 55918
This commit is contained in:
Dan Gohman 2008-09-08 16:31:35 +00:00
parent afe7e3f3b1
commit 331ed48bc7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86FastISel.cpp
View File

@ -215,7 +215,7 @@ bool X86FastISel::X86FastEmitLoad(MVT VT, unsigned Ptr, Value *GV,
bool
X86FastISel::X86FastEmitStore(MVT VT, unsigned Val,
unsigned Ptr, unsigned Offset, Value *V) {
// Get opcode and regclass of the output for the given load instruction.
// Get opcode and regclass of the output for the given store instruction.
unsigned Opc = 0;
const TargetRegisterClass *RC = NULL;
switch (VT.getSimpleVT()) {
@ -324,7 +324,7 @@ bool X86FastISel::X86SelectStore(Instruction* I) {
Value *V = I->getOperand(1);
unsigned Ptr = getRegForValue(V);
if (Ptr == 0) {
// Handle constant load address.
// Handle constant store address.
if (!isa<Constant>(V) || !X86SelectConstAddr(V, Ptr))
// Unhandled operand. Halt "fast" selection and bail.
return false;