mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 21:00:29 +00:00
Disable support for x86_f80 in X86FastISel. Supporting it would
require more work. llvm-svn: 56637
This commit is contained in:
parent
bf75299f0a
commit
37bd5a0d40
@ -216,9 +216,8 @@ bool X86FastISel::X86FastEmitLoad(MVT VT, const X86AddressMode &AM,
|
||||
}
|
||||
break;
|
||||
case MVT::f80:
|
||||
Opc = X86::LD_Fp80m;
|
||||
RC = X86::RFP80RegisterClass;
|
||||
break;
|
||||
// No f80 support yet.
|
||||
return false;
|
||||
}
|
||||
|
||||
ResultReg = createResultReg(RC);
|
||||
@ -274,9 +273,8 @@ X86FastISel::X86FastEmitStore(MVT VT, unsigned Val,
|
||||
}
|
||||
break;
|
||||
case MVT::f80:
|
||||
Opc = X86::ST_FP80m;
|
||||
RC = X86::RFP80RegisterClass;
|
||||
break;
|
||||
// No f80 support yet.
|
||||
return false;
|
||||
}
|
||||
|
||||
addFullAddress(BuildMI(MBB, TII.get(Opc)), AM).addReg(Val);
|
||||
@ -1169,9 +1167,8 @@ unsigned X86FastISel::TargetMaterializeConstant(Constant *C) {
|
||||
}
|
||||
break;
|
||||
case MVT::f80:
|
||||
Opc = X86::LD_Fp80m;
|
||||
RC = X86::RFP80RegisterClass;
|
||||
break;
|
||||
// No f80 support yet.
|
||||
return false;
|
||||
}
|
||||
|
||||
// Materialize addresses with LEA instructions.
|
||||
|
Loading…
Reference in New Issue
Block a user