RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-09 05:13:01 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix obvious type-o

Browse Source 
llvm-svn: 5932
This commit is contained in:
Chris Lattner 2003-04-25 05:23:10 +00:00
parent 5efddeb447
commit 38d40c0ea9
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Sparc/SparcInstrInfo.cpp
View File

@ -443,7 +443,7 @@ UltraSparcInstrInfo::CreateCodeToLoadConst(const TargetMachine& target,
if (opSize > destSize || if (opSize > destSize ||
(val->getType()->isSigned() (val->getType()->isSigned()
&& destSize < target.getTargetData().getIntegerRegize())) && destSize < target.getTargetData().getIntegerRegSize()))
{ // operand is larger than dest, { // operand is larger than dest,
// OR both are equal but smaller than the full register size // OR both are equal but smaller than the full register size
// AND operand is signed, so it may have extra sign bits: // AND operand is signed, so it may have extra sign bits:

4
lib/Target/Sparc/SparcInstrSelection.cpp
View File

@ -759,7 +759,7 @@ CreateShiftInstructions(const TargetMachine& target,
Value* shiftDest = destVal; Value* shiftDest = destVal;
unsigned opSize = target.getTargetData().getTypeSize(argVal1->getType()); unsigned opSize = target.getTargetData().getTypeSize(argVal1->getType());
if ((shiftOpCode == SLL || shiftOpCode == SLLX) if ((shiftOpCode == SLL || shiftOpCode == SLLX)
&& opSize < target.getTargetData().getIntegerRegize()) && opSize < target.getTargetData().getIntegerRegSize())
{ // put SLL result into a temporary { // put SLL result into a temporary
shiftDest = new TmpInstruction(argVal1, optArgVal2, "sllTmp"); shiftDest = new TmpInstruction(argVal1, optArgVal2, "sllTmp");
mcfi.addTemp(shiftDest); mcfi.addTemp(shiftDest);
@ -2305,7 +2305,7 @@ GetInstructionsByRule(InstructionNode* subtreeRoot,
.addReg(dest, MOTy::Def); .addReg(dest, MOTy::Def);
mvec.push_back(M); mvec.push_back(M);
} }
else if (destSize < target.getTargetData().getIntegerRegize()) else if (destSize < target.getTargetData().getIntegerRegSize())
assert(0 && "Unsupported type size: 32 < size < 64 bits"); assert(0 && "Unsupported type size: 32 < size < 64 bits");
} }
} }