RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-12 07:41:14 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[PPC64] Handle vpkudum mask pattern correctly when vpkudum isn't available

Browse Source 
My recent patch to add support for ISA 2.07 vector pack/unpack
instructions didn't properly check for availability of the vpkudum
instruction when recognizing it as a special vector shuffle case.
This causes us to leave the vector shuffle in place (rather than
converting it to a vector permute) so that it can be recognized later
as a vpkudum, but that pattern is invalid for processors prior to
POWER8.  Thus LLVM crashes with an "unable to select" message.  We
observed this since one of our buildbots is configured to generate
code for a POWER7.

This patch fixes the problem by checking for availability of the
vpkudum instruction during custom lowering of vector shuffles.

I've added a test case variant for the vpkudum pattern when the
instruction isn't available.

llvm-svn: 237952
This commit is contained in:
Bill Schmidt 2015-05-21 20:48:49 +00:00
parent 39f3fdf533
commit 39c88f95dd
2 changed files with 19 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -1164,13 +1164,20 @@ bool PPC::isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
}
/// isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a
/// VPKUDUM instruction.
/// VPKUDUM instruction, AND the VPKUDUM instruction exists for the
/// current subtarget.
///
/// The ShuffleKind distinguishes between big-endian operations with
/// two different inputs (0), either-endian operations with two identical
/// inputs (1), and little-endian operations with two different inputs (2).
/// For the latter, the input operands are swapped (see PPCInstrAltivec.td).
bool PPC::isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
SelectionDAG &DAG) {
const PPCSubtarget& Subtarget =
static_cast<const PPCSubtarget&>(DAG.getSubtarget());
if (!Subtarget.hasP8Vector())
return false;
bool IsLE = DAG.getTarget().getDataLayout()->isLittleEndian();
if (ShuffleKind == 0) {
if (IsLE)

11
test/CodeGen/PowerPC/vec_shuffle_p8vector.ll
View File

@ -1,4 +1,5 @@
; RUN: llc -mcpu=pwr8 -mtriple=powerpc64-unknown-linux-gnu -mattr=+power8-vector < %s | FileCheck %s
; RUN: llc -mcpu=pwr7 -mtriple=powerpc64-unknown-linux-gnu < %s | FileCheck -check-prefix=CHECK-PWR7 %s
define void @VPKUDUM_unary(<2 x i64>* %A) {
entry:
@ -17,7 +18,12 @@ entry:
; CHECK-LABEL: @VPKUDUM_unary
; CHECK-NOT: vperm
; CHECK-NOT: vmrglw
; CHECK-NOT: vmrghw
; CHECK: vpkudum
; CHECK-PWR7: vmrglw
; CHECK-PWR7: vmrghw
; CHECK-PWR7: vmrglw
define void @VPKUDUM(<2 x i64>* %A, <2 x i64>* %B) {
entry:
@ -40,4 +46,9 @@ entry:
; CHECK-LABEL: @VPKUDUM
; CHECK-NOT: vperm
; CHECK-NOT: vmrglw
; CHECK-NOT: vmrghw
; CHECK: vpkudum
; CHECK-PWR7: vmrglw
; CHECK-PWR7: vmrghw
; CHECK-PWR7: vmrglw