RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-15 07:39:31 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Temporary disable 16 bit bswap

Browse Source 
llvm-svn: 76063
This commit is contained in:
Anton Korobeynikov 2009-07-16 14:35:57 +00:00
parent 94e21c8740
commit 3e8bb65ec8
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/SystemZ/SystemZInstrInfo.td
View File

@ -494,9 +494,10 @@ def BSWAP64rr : RREI<0xB90F,
"lrvgr\t{$dst, $src}",
[(set GR64:$dst, (bswap GR64:$src))]>;
def BSWAP16rm : RXYI<0x1FE3, (outs GR32:$dst), (ins rriaddr:$src),
"lrvh\t{$dst, $src}",
[(set GR32:$dst, (bswap (extloadi32i16 rriaddr:$src)))]>;
// FIXME: this is invalid pattern for big-endian
//def BSWAP16rm : RXYI<0x1FE3, (outs GR32:$dst), (ins rriaddr:$src),
// "lrvh\t{$dst, $src}",
// [(set GR32:$dst, (bswap (extloadi32i16 rriaddr:$src)))]>;
def BSWAP32rm : RXYI<0x1EE3, (outs GR32:$dst), (ins rriaddr:$src),
"lrv\t{$dst, $src}",
[(set GR32:$dst, (bswap (load rriaddr:$src)))]>;

1
test/CodeGen/SystemZ/11-BSwap.ll
View File

@ -1,3 +1,4 @@
; XFAIL
; RUN: llvm-as < %s | llc | grep lrvr | count 2
; RUN: llvm-as < %s | llc | grep lrvgr | count 1
; RUN: llvm-as < %s | llc | grep lrvh | count 1