RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-02 00:16:25 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[mips][microMIPS] Make usage of NOT16 by code generator

Browse Source 
Differential Revision: http://reviews.llvm.org/D7748

llvm-svn: 231963
This commit is contained in:
Jozef Kolek 2015-03-11 20:28:31 +00:00
parent b2c96e6a26
commit 3f22787f2e
3 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Mips/MicroMipsInstrInfo.td
View File

@ -885,6 +885,8 @@ def : MipsPat<(i32 immSExt16:$imm),
(ADDiu_MM ZERO, immSExt16:$imm)>;
def : MipsPat<(i32 immZExt16:$imm),
(ORi_MM ZERO, immZExt16:$imm)>;
def : MipsPat<(not GPR32:$in),
(NOR_MM GPR32Opnd:$in, ZERO)>;
def : MipsPat<(add GPRMM16:$src, immSExtAddiur2:$imm),
(ADDIUR2_MM GPRMM16:$src, immSExtAddiur2:$imm)>;

2
lib/Target/Mips/MipsInstrInfo.td
View File

@ -1763,9 +1763,11 @@ def : WrapperPat<tblockaddress, ADDiu, GPR32>;
def : WrapperPat<tjumptable, ADDiu, GPR32>;
def : WrapperPat<tglobaltlsaddr, ADDiu, GPR32>;
let AdditionalPredicates = [NotInMicroMips] in {
// Mips does not have "not", so we expand our way
def : MipsPat<(not GPR32:$in),
(NOR GPR32Opnd:$in, ZERO)>;
}
// extended loads
def : MipsPat<(i32 (extloadi1 addr:$src)), (LBu addr:$src)>;

26
test/CodeGen/Mips/micromips-not16.ll Normal file
View File

@ -0,0 +1,26 @@
; RUN: llc -march=mipsel -mcpu=mips32r2 -mattr=+micromips \
; RUN: -relocation-model=pic -O3 < %s | FileCheck %s
define i32 @main() {
entry:
%retval = alloca i32, align 4
%x = alloca i64, align 8
store i32 0, i32* %retval
%0 = load i64, i64* %x, align 8
%cmp = icmp ne i64 %0, 9223372036854775807
br i1 %cmp, label %if.then, label %if.end
if.then:
store i32 1, i32* %retval
br label %return
if.end:
store i32 0, i32* %retval
br label %return
return:
%1 = load i32, i32* %retval
ret i32 %1
}
; CHECK: not16