mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-11 07:18:44 +00:00
Expand EHSELECTION and EHSELECTION nodes. Set the correct exception pointer and
selector registers. llvm-svn: 149584
This commit is contained in:
parent
88e74ead4b
commit
4319eaf8b7
@ -197,7 +197,9 @@ MipsTargetLowering(MipsTargetMachine &TM)
|
||||
setOperationAction(ISD::FMA, MVT::f64, Expand);
|
||||
|
||||
setOperationAction(ISD::EXCEPTIONADDR, MVT::i32, Expand);
|
||||
setOperationAction(ISD::EXCEPTIONADDR, MVT::i64, Expand);
|
||||
setOperationAction(ISD::EHSELECTION, MVT::i32, Expand);
|
||||
setOperationAction(ISD::EHSELECTION, MVT::i64, Expand);
|
||||
|
||||
setOperationAction(ISD::VAARG, MVT::Other, Expand);
|
||||
setOperationAction(ISD::VACOPY, MVT::Other, Expand);
|
||||
@ -248,8 +250,8 @@ MipsTargetLowering(MipsTargetMachine &TM)
|
||||
setStackPointerRegisterToSaveRestore(HasMips64 ? Mips::SP_64 : Mips::SP);
|
||||
computeRegisterProperties();
|
||||
|
||||
setExceptionPointerRegister(Mips::A0);
|
||||
setExceptionSelectorRegister(Mips::A1);
|
||||
setExceptionPointerRegister(IsN64 ? Mips::A0_64 : Mips::A0);
|
||||
setExceptionSelectorRegister(IsN64 ? Mips::A1_64 : Mips::A1);
|
||||
}
|
||||
|
||||
bool MipsTargetLowering::allowsUnalignedMemoryAccesses(EVT VT) const {
|
||||
|
Loading…
x
Reference in New Issue
Block a user